]> cvs.zerfleddert.de Git - proxmark3-svn/blame - armsrc/iso14443a.c
fix LED signalling in hf 15 snoop and hf 14a snoop (#797)
[proxmark3-svn] / armsrc / iso14443a.c
CommitLineData
15c4dc5a 1//-----------------------------------------------------------------------------
b62a5a84 2// Merlok - June 2011, 2012
15c4dc5a 3// Gerhard de Koning Gans - May 2008
534983d7 4// Hagen Fritsch - June 2010
bd20f8f4 5//
6// This code is licensed to you under the terms of the GNU GPL, version 2 or,
7// at your option, any later version. See the LICENSE.txt file for the text of
8// the license.
15c4dc5a 9//-----------------------------------------------------------------------------
bd20f8f4 10// Routines to support ISO 14443 type A.
11//-----------------------------------------------------------------------------
12
de77d4ac 13#include "iso14443a.h"
14
b7d3e899 15#include <stdio.h>
16#include <string.h>
e30c654b 17#include "proxmark3.h"
15c4dc5a 18#include "apps.h"
f7e3ed82 19#include "util.h"
902cb3c0 20#include "cmd.h"
15c4dc5a 21#include "iso14443crc.h"
33443e7c 22#include "crapto1/crapto1.h"
20f9a2a1 23#include "mifareutil.h"
de77d4ac 24#include "mifaresniff.h"
3000dc4e 25#include "BigBuf.h"
c872d8c1 26#include "protocols.h"
1f065e1d 27#include "parity.h"
fc52fbd4 28#include "fpgaloader.h"
1f065e1d 29
de77d4ac 30typedef struct {
31 enum {
32 DEMOD_UNSYNCD,
33 // DEMOD_HALF_SYNCD,
34 // DEMOD_MOD_FIRST_HALF,
35 // DEMOD_NOMOD_FIRST_HALF,
36 DEMOD_MANCHESTER_DATA
37 } state;
38 uint16_t twoBits;
39 uint16_t highCnt;
40 uint16_t bitCount;
41 uint16_t collisionPos;
42 uint16_t syncBit;
43 uint8_t parityBits;
44 uint8_t parityLen;
45 uint16_t shiftReg;
46 uint16_t samples;
47 uint16_t len;
48 uint32_t startTime, endTime;
49 uint8_t *output;
50 uint8_t *parity;
51} tDemod;
52
53typedef enum {
54 MOD_NOMOD = 0,
55 MOD_SECOND_HALF,
56 MOD_FIRST_HALF,
57 MOD_BOTH_HALVES
58 } Modulation_t;
59
60typedef struct {
61 enum {
62 STATE_UNSYNCD,
63 STATE_START_OF_COMMUNICATION,
64 STATE_MILLER_X,
65 STATE_MILLER_Y,
66 STATE_MILLER_Z,
67 // DROP_NONE,
68 // DROP_FIRST_HALF,
69 } state;
70 uint16_t shiftReg;
71 int16_t bitCount;
72 uint16_t len;
73 uint16_t byteCntMax;
74 uint16_t posCnt;
75 uint16_t syncBit;
76 uint8_t parityBits;
77 uint8_t parityLen;
78 uint32_t fourBits;
79 uint32_t startTime, endTime;
80 uint8_t *output;
81 uint8_t *parity;
82} tUart;
c872d8c1 83
534983d7 84static uint32_t iso14a_timeout;
db68bcdb 85#define MAX_ISO14A_TIMEOUT 524288
86
1e262141 87int rsamples = 0;
1e262141 88uint8_t trigger = 0;
b0127e65 89// the block number for the ISO14443-4 PCB
90static uint8_t iso14_pcb_blocknum = 0;
15c4dc5a 91
7bc95e2e 92//
93// ISO14443 timing:
94//
95// minimum time between the start bits of consecutive transfers from reader to tag: 7000 carrier (13.56Mhz) cycles
96#define REQUEST_GUARD_TIME (7000/16 + 1)
97// minimum time between last modulation of tag and next start bit from reader to tag: 1172 carrier cycles
98#define FRAME_DELAY_TIME_PICC_TO_PCD (1172/16 + 1)
de77d4ac 99// bool LastCommandWasRequest = false;
7bc95e2e 100
101//
102// Total delays including SSC-Transfers between ARM and FPGA. These are in carrier clock cycles (1/13,56MHz)
103//
d714d3ef 104// When the PM acts as reader and is receiving tag data, it takes
105// 3 ticks delay in the AD converter
106// 16 ticks until the modulation detector completes and sets curbit
107// 8 ticks until bit_to_arm is assigned from curbit
108// 8*16 ticks for the transfer from FPGA to ARM
7bc95e2e 109// 4*16 ticks until we measure the time
110// - 8*16 ticks because we measure the time of the previous transfer
d714d3ef 111#define DELAY_AIR2ARM_AS_READER (3 + 16 + 8 + 8*16 + 4*16 - 8*16)
7bc95e2e 112
113// When the PM acts as a reader and is sending, it takes
114// 4*16 ticks until we can write data to the sending hold register
115// 8*16 ticks until the SHR is transferred to the Sending Shift Register
116// 8 ticks until the first transfer starts
117// 8 ticks later the FPGA samples the data
118// 1 tick to assign mod_sig_coil
119#define DELAY_ARM2AIR_AS_READER (4*16 + 8*16 + 8 + 8 + 1)
120
121// When the PM acts as tag and is receiving it takes
d714d3ef 122// 2 ticks delay in the RF part (for the first falling edge),
7bc95e2e 123// 3 ticks for the A/D conversion,
124// 8 ticks on average until the start of the SSC transfer,
125// 8 ticks until the SSC samples the first data
126// 7*16 ticks to complete the transfer from FPGA to ARM
127// 8 ticks until the next ssp_clk rising edge
d714d3ef 128// 4*16 ticks until we measure the time
7bc95e2e 129// - 8*16 ticks because we measure the time of the previous transfer
d714d3ef 130#define DELAY_AIR2ARM_AS_TAG (2 + 3 + 8 + 8 + 7*16 + 8 + 4*16 - 8*16)
7bc95e2e 131
132// The FPGA will report its internal sending delay in
133uint16_t FpgaSendQueueDelay;
134// the 5 first bits are the number of bits buffered in mod_sig_buf
135// the last three bits are the remaining ticks/2 after the mod_sig_buf shift
136#define DELAY_FPGA_QUEUE (FpgaSendQueueDelay<<1)
137
138// When the PM acts as tag and is sending, it takes
6e49717b 139// 4*16 + 8 ticks until we can write data to the sending hold register
7bc95e2e 140// 8*16 ticks until the SHR is transferred to the Sending Shift Register
6e49717b 141// 8 ticks later the FPGA samples the first data
142// + 16 ticks until assigned to mod_sig
7bc95e2e 143// + 1 tick to assign mod_sig_coil
6e49717b 144// + a varying number of ticks in the FPGA Delay Queue (mod_sig_buf)
145#define DELAY_ARM2AIR_AS_TAG (4*16 + 8 + 8*16 + 8 + 16 + 1 + DELAY_FPGA_QUEUE)
7bc95e2e 146
147// When the PM acts as sniffer and is receiving tag data, it takes
148// 3 ticks A/D conversion
d714d3ef 149// 14 ticks to complete the modulation detection
150// 8 ticks (on average) until the result is stored in to_arm
7bc95e2e 151// + the delays in transferring data - which is the same for
152// sniffing reader and tag data and therefore not relevant
d714d3ef 153#define DELAY_TAG_AIR2ARM_AS_SNIFFER (3 + 14 + 8)
7bc95e2e 154
d714d3ef 155// When the PM acts as sniffer and is receiving reader data, it takes
156// 2 ticks delay in analogue RF receiver (for the falling edge of the
157// start bit, which marks the start of the communication)
7bc95e2e 158// 3 ticks A/D conversion
d714d3ef 159// 8 ticks on average until the data is stored in to_arm.
7bc95e2e 160// + the delays in transferring data - which is the same for
161// sniffing reader and tag data and therefore not relevant
d714d3ef 162#define DELAY_READER_AIR2ARM_AS_SNIFFER (2 + 3 + 8)
7bc95e2e 163
164//variables used for timing purposes:
165//these are in ssp_clk cycles:
6a1f2d82 166static uint32_t NextTransferTime;
167static uint32_t LastTimeProxToAirStart;
168static uint32_t LastProxToAirDuration;
7bc95e2e 169
170
171
8f51ddb0 172// CARD TO READER - manchester
72934aa3 173// Sequence D: 11110000 modulation with subcarrier during first half
174// Sequence E: 00001111 modulation with subcarrier during second half
175// Sequence F: 00000000 no modulation with subcarrier
8f51ddb0 176// READER TO CARD - miller
72934aa3 177// Sequence X: 00001100 drop after half a period
178// Sequence Y: 00000000 no drop
179// Sequence Z: 11000000 drop at start
180#define SEC_D 0xf0
181#define SEC_E 0x0f
182#define SEC_F 0x00
183#define SEC_X 0x0c
184#define SEC_Y 0x00
185#define SEC_Z 0xc0
15c4dc5a 186
902cb3c0 187void iso14a_set_trigger(bool enable) {
534983d7 188 trigger = enable;
189}
190
d19929cb 191
bb04ef21 192void iso14a_set_timeout(uint32_t timeout) {
fa85b085 193 // adjust timeout by FPGA delays and 2 additional ssp_frames to detect SOF
194 iso14a_timeout = timeout + (DELAY_AIR2ARM_AS_READER + DELAY_ARM2AIR_AS_READER)/(16*8) + 2;
47b78133 195 if(MF_DBGLEVEL >= 3) Dbprintf("ISO14443A Timeout set to %ld (%dms)", timeout, timeout / 106);
b0127e65 196}
8556b852 197
19a700a8 198
47b78133 199uint32_t iso14a_get_timeout(void) {
fa85b085 200 return iso14a_timeout - (DELAY_AIR2ARM_AS_READER + DELAY_ARM2AIR_AS_READER)/(16*8) - 2;
19a700a8 201}
202
15c4dc5a 203//-----------------------------------------------------------------------------
204// Generate the parity value for a byte sequence
e30c654b 205//
15c4dc5a 206//-----------------------------------------------------------------------------
6a1f2d82 207void GetParity(const uint8_t *pbtCmd, uint16_t iLen, uint8_t *par)
15c4dc5a 208{
6a1f2d82 209 uint16_t paritybit_cnt = 0;
210 uint16_t paritybyte_cnt = 0;
211 uint8_t parityBits = 0;
212
213 for (uint16_t i = 0; i < iLen; i++) {
214 // Generate the parity bits
1f065e1d 215 parityBits |= ((oddparity8(pbtCmd[i])) << (7-paritybit_cnt));
6a1f2d82 216 if (paritybit_cnt == 7) {
217 par[paritybyte_cnt] = parityBits; // save 8 Bits parity
218 parityBits = 0; // and advance to next Parity Byte
219 paritybyte_cnt++;
220 paritybit_cnt = 0;
221 } else {
222 paritybit_cnt++;
223 }
5f6d6c90 224 }
6a1f2d82 225
226 // save remaining parity bits
227 par[paritybyte_cnt] = parityBits;
228
15c4dc5a 229}
230
534983d7 231void AppendCrc14443a(uint8_t* data, int len)
15c4dc5a 232{
5f6d6c90 233 ComputeCrc14443(CRC_14443_A,data,len,data+len,data+len+1);
15c4dc5a 234}
235
6e49717b 236static void AppendCrc14443b(uint8_t* data, int len)
48ece4a7 237{
238 ComputeCrc14443(CRC_14443_B,data,len,data+len,data+len+1);
239}
240
241
7bc95e2e 242//=============================================================================
243// ISO 14443 Type A - Miller decoder
244//=============================================================================
245// Basics:
246// This decoder is used when the PM3 acts as a tag.
247// The reader will generate "pauses" by temporarily switching of the field.
248// At the PM3 antenna we will therefore measure a modulated antenna voltage.
249// The FPGA does a comparison with a threshold and would deliver e.g.:
250// ........ 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 .......
251// The Miller decoder needs to identify the following sequences:
252// 2 (or 3) ticks pause followed by 6 (or 5) ticks unmodulated: pause at beginning - Sequence Z ("start of communication" or a "0")
253// 8 ticks without a modulation: no pause - Sequence Y (a "0" or "end of communication" or "no information")
254// 4 ticks unmodulated followed by 2 (or 3) ticks pause: pause in second half - Sequence X (a "1")
255// Note 1: the bitstream may start at any time. We therefore need to sync.
256// Note 2: the interpretation of Sequence Y and Z depends on the preceding sequence.
15c4dc5a 257//-----------------------------------------------------------------------------
b62a5a84 258static tUart Uart;
15c4dc5a 259
d7aa3739 260// Lookup-Table to decide if 4 raw bits are a modulation.
05ddb52c 261// We accept the following:
262// 0001 - a 3 tick wide pause
263// 0011 - a 2 tick wide pause, or a three tick wide pause shifted left
264// 0111 - a 2 tick wide pause shifted left
265// 1001 - a 2 tick wide pause shifted right
d7aa3739 266const bool Mod_Miller_LUT[] = {
de77d4ac 267 false, true, false, true, false, false, false, true,
268 false, true, false, false, false, false, false, false
d7aa3739 269};
05ddb52c 270#define IsMillerModulationNibble1(b) (Mod_Miller_LUT[(b & 0x000000F0) >> 4])
271#define IsMillerModulationNibble2(b) (Mod_Miller_LUT[(b & 0x0000000F)])
d7aa3739 272
6e49717b 273static void UartReset()
15c4dc5a 274{
7bc95e2e 275 Uart.state = STATE_UNSYNCD;
276 Uart.bitCount = 0;
277 Uart.len = 0; // number of decoded data bytes
6a1f2d82 278 Uart.parityLen = 0; // number of decoded parity bytes
7bc95e2e 279 Uart.shiftReg = 0; // shiftreg to hold decoded data bits
6a1f2d82 280 Uart.parityBits = 0; // holds 8 parity bits
7bc95e2e 281 Uart.startTime = 0;
282 Uart.endTime = 0;
283}
15c4dc5a 284
6e49717b 285static void UartInit(uint8_t *data, uint8_t *parity)
6a1f2d82 286{
287 Uart.output = data;
288 Uart.parity = parity;
05ddb52c 289 Uart.fourBits = 0x00000000; // clear the buffer for 4 Bits
6a1f2d82 290 UartReset();
291}
d714d3ef 292
7bc95e2e 293// use parameter non_real_time to provide a timestamp. Set to 0 if the decoder should measure real time
294static RAMFUNC bool MillerDecoding(uint8_t bit, uint32_t non_real_time)
295{
15c4dc5a 296
ef00343c 297 Uart.fourBits = (Uart.fourBits << 8) | bit;
7bc95e2e 298
0c8d25eb 299 if (Uart.state == STATE_UNSYNCD) { // not yet synced
3fe4ff4f 300
ef00343c 301 Uart.syncBit = 9999; // not set
05ddb52c 302 // The start bit is one ore more Sequence Y followed by a Sequence Z (... 11111111 00x11111). We need to distinguish from
303 // Sequence X followed by Sequence Y followed by Sequence Z (111100x1 11111111 00x11111)
304 // we therefore look for a ...xx11111111111100x11111xxxxxx... pattern
305 // (12 '1's followed by 2 '0's, eventually followed by another '0', followed by 5 '1's)
48ece4a7 306 #define ISO14443A_STARTBIT_MASK 0x07FFEF80 // mask is 00000111 11111111 11101111 10000000
307 #define ISO14443A_STARTBIT_PATTERN 0x07FF8F80 // pattern is 00000111 11111111 10001111 10000000
05ddb52c 308 if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 0)) == ISO14443A_STARTBIT_PATTERN >> 0) Uart.syncBit = 7;
309 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 1)) == ISO14443A_STARTBIT_PATTERN >> 1) Uart.syncBit = 6;
310 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 2)) == ISO14443A_STARTBIT_PATTERN >> 2) Uart.syncBit = 5;
311 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 3)) == ISO14443A_STARTBIT_PATTERN >> 3) Uart.syncBit = 4;
312 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 4)) == ISO14443A_STARTBIT_PATTERN >> 4) Uart.syncBit = 3;
313 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 5)) == ISO14443A_STARTBIT_PATTERN >> 5) Uart.syncBit = 2;
314 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 6)) == ISO14443A_STARTBIT_PATTERN >> 6) Uart.syncBit = 1;
315 else if ((Uart.fourBits & (ISO14443A_STARTBIT_MASK >> 7)) == ISO14443A_STARTBIT_PATTERN >> 7) Uart.syncBit = 0;
316
ef00343c 317 if (Uart.syncBit != 9999) { // found a sync bit
318 Uart.startTime = non_real_time?non_real_time:(GetCountSspClk() & 0xfffffff8);
319 Uart.startTime -= Uart.syncBit;
320 Uart.endTime = Uart.startTime;
321 Uart.state = STATE_START_OF_COMMUNICATION;
1523527f 322 LED_B_ON();
7bc95e2e 323 }
15c4dc5a 324
7bc95e2e 325 } else {
15c4dc5a 326
ef00343c 327 if (IsMillerModulationNibble1(Uart.fourBits >> Uart.syncBit)) {
328 if (IsMillerModulationNibble2(Uart.fourBits >> Uart.syncBit)) { // Modulation in both halves - error
1523527f 329 LED_B_OFF();
d7aa3739 330 UartReset();
d7aa3739 331 } else { // Modulation in first half = Sequence Z = logic "0"
7bc95e2e 332 if (Uart.state == STATE_MILLER_X) { // error - must not follow after X
1523527f 333 LED_B_OFF();
7bc95e2e 334 UartReset();
7bc95e2e 335 } else {
336 Uart.bitCount++;
337 Uart.shiftReg = (Uart.shiftReg >> 1); // add a 0 to the shiftreg
338 Uart.state = STATE_MILLER_Z;
339 Uart.endTime = Uart.startTime + 8*(9*Uart.len + Uart.bitCount + 1) - 6;
340 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
341 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
342 Uart.parityBits <<= 1; // make room for the parity bit
343 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
344 Uart.bitCount = 0;
345 Uart.shiftReg = 0;
6a1f2d82 346 if((Uart.len&0x0007) == 0) { // every 8 data bytes
347 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
348 Uart.parityBits = 0;
349 }
15c4dc5a 350 }
7bc95e2e 351 }
d7aa3739 352 }
353 } else {
ef00343c 354 if (IsMillerModulationNibble2(Uart.fourBits >> Uart.syncBit)) { // Modulation second half = Sequence X = logic "1"
7bc95e2e 355 Uart.bitCount++;
356 Uart.shiftReg = (Uart.shiftReg >> 1) | 0x100; // add a 1 to the shiftreg
357 Uart.state = STATE_MILLER_X;
358 Uart.endTime = Uart.startTime + 8*(9*Uart.len + Uart.bitCount + 1) - 2;
359 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
360 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
361 Uart.parityBits <<= 1; // make room for the new parity bit
362 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
363 Uart.bitCount = 0;
364 Uart.shiftReg = 0;
6a1f2d82 365 if ((Uart.len&0x0007) == 0) { // every 8 data bytes
366 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
367 Uart.parityBits = 0;
368 }
7bc95e2e 369 }
d7aa3739 370 } else { // no modulation in both halves - Sequence Y
7bc95e2e 371 if (Uart.state == STATE_MILLER_Z || Uart.state == STATE_MILLER_Y) { // Y after logic "0" - End of Communication
1523527f 372 LED_B_OFF();
15c4dc5a 373 Uart.state = STATE_UNSYNCD;
6a1f2d82 374 Uart.bitCount--; // last "0" was part of EOC sequence
375 Uart.shiftReg <<= 1; // drop it
376 if(Uart.bitCount > 0) { // if we decoded some bits
377 Uart.shiftReg >>= (9 - Uart.bitCount); // right align them
378 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff); // add last byte to the output
379 Uart.parityBits <<= 1; // add a (void) parity bit
380 Uart.parityBits <<= (8 - (Uart.len&0x0007)); // left align parity bits
381 Uart.parity[Uart.parityLen++] = Uart.parityBits; // and store it
de77d4ac 382 return true;
6a1f2d82 383 } else if (Uart.len & 0x0007) { // there are some parity bits to store
384 Uart.parityBits <<= (8 - (Uart.len&0x0007)); // left align remaining parity bits
385 Uart.parity[Uart.parityLen++] = Uart.parityBits; // and store them
52bfb955 386 }
387 if (Uart.len) {
de77d4ac 388 return true; // we are finished with decoding the raw data sequence
52bfb955 389 } else {
0c8d25eb 390 UartReset(); // Nothing received - start over
7bc95e2e 391 }
15c4dc5a 392 }
7bc95e2e 393 if (Uart.state == STATE_START_OF_COMMUNICATION) { // error - must not follow directly after SOC
1523527f 394 LED_B_OFF();
7bc95e2e 395 UartReset();
7bc95e2e 396 } else { // a logic "0"
397 Uart.bitCount++;
398 Uart.shiftReg = (Uart.shiftReg >> 1); // add a 0 to the shiftreg
399 Uart.state = STATE_MILLER_Y;
400 if(Uart.bitCount >= 9) { // if we decoded a full byte (including parity)
401 Uart.output[Uart.len++] = (Uart.shiftReg & 0xff);
402 Uart.parityBits <<= 1; // make room for the parity bit
403 Uart.parityBits |= ((Uart.shiftReg >> 8) & 0x01); // store parity bit
404 Uart.bitCount = 0;
405 Uart.shiftReg = 0;
6a1f2d82 406 if ((Uart.len&0x0007) == 0) { // every 8 data bytes
407 Uart.parity[Uart.parityLen++] = Uart.parityBits; // store 8 parity bits
408 Uart.parityBits = 0;
409 }
15c4dc5a 410 }
411 }
d7aa3739 412 }
15c4dc5a 413 }
7bc95e2e 414
415 }
15c4dc5a 416
de77d4ac 417 return false; // not finished yet, need more data
15c4dc5a 418}
419
7bc95e2e 420
421
15c4dc5a 422//=============================================================================
e691fc45 423// ISO 14443 Type A - Manchester decoder
15c4dc5a 424//=============================================================================
e691fc45 425// Basics:
7bc95e2e 426// This decoder is used when the PM3 acts as a reader.
e691fc45 427// The tag will modulate the reader field by asserting different loads to it. As a consequence, the voltage
428// at the reader antenna will be modulated as well. The FPGA detects the modulation for us and would deliver e.g. the following:
429// ........ 0 0 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 .......
430// The Manchester decoder needs to identify the following sequences:
431// 4 ticks modulated followed by 4 ticks unmodulated: Sequence D = 1 (also used as "start of communication")
432// 4 ticks unmodulated followed by 4 ticks modulated: Sequence E = 0
433// 8 ticks unmodulated: Sequence F = end of communication
434// 8 ticks modulated: A collision. Save the collision position and treat as Sequence D
7bc95e2e 435// Note 1: the bitstream may start at any time. We therefore need to sync.
e691fc45 436// Note 2: parameter offset is used to determine the position of the parity bits (required for the anticollision command only)
b62a5a84 437static tDemod Demod;
15c4dc5a 438
d7aa3739 439// Lookup-Table to decide if 4 raw bits are a modulation.
d714d3ef 440// We accept three or four "1" in any position
7bc95e2e 441const bool Mod_Manchester_LUT[] = {
de77d4ac 442 false, false, false, false, false, false, false, true,
443 false, false, false, true, false, true, true, true
7bc95e2e 444};
445
446#define IsManchesterModulationNibble1(b) (Mod_Manchester_LUT[(b & 0x00F0) >> 4])
447#define IsManchesterModulationNibble2(b) (Mod_Manchester_LUT[(b & 0x000F)])
15c4dc5a 448
2f2d9fc5 449
6e49717b 450static void DemodReset()
e691fc45 451{
7bc95e2e 452 Demod.state = DEMOD_UNSYNCD;
453 Demod.len = 0; // number of decoded data bytes
6a1f2d82 454 Demod.parityLen = 0;
7bc95e2e 455 Demod.shiftReg = 0; // shiftreg to hold decoded data bits
456 Demod.parityBits = 0; //
457 Demod.collisionPos = 0; // Position of collision bit
458 Demod.twoBits = 0xffff; // buffer for 2 Bits
459 Demod.highCnt = 0;
460 Demod.startTime = 0;
461 Demod.endTime = 0;
e691fc45 462}
15c4dc5a 463
6e49717b 464static void DemodInit(uint8_t *data, uint8_t *parity)
6a1f2d82 465{
466 Demod.output = data;
467 Demod.parity = parity;
468 DemodReset();
469}
470
7bc95e2e 471// use parameter non_real_time to provide a timestamp. Set to 0 if the decoder should measure real time
472static RAMFUNC int ManchesterDecoding(uint8_t bit, uint16_t offset, uint32_t non_real_time)
e691fc45 473{
7bc95e2e 474
475 Demod.twoBits = (Demod.twoBits << 8) | bit;
e691fc45 476
7bc95e2e 477 if (Demod.state == DEMOD_UNSYNCD) {
478
479 if (Demod.highCnt < 2) { // wait for a stable unmodulated signal
480 if (Demod.twoBits == 0x0000) {
481 Demod.highCnt++;
482 } else {
483 Demod.highCnt = 0;
484 }
485 } else {
486 Demod.syncBit = 0xFFFF; // not set
487 if ((Demod.twoBits & 0x7700) == 0x7000) Demod.syncBit = 7;
488 else if ((Demod.twoBits & 0x3B80) == 0x3800) Demod.syncBit = 6;
489 else if ((Demod.twoBits & 0x1DC0) == 0x1C00) Demod.syncBit = 5;
490 else if ((Demod.twoBits & 0x0EE0) == 0x0E00) Demod.syncBit = 4;
491 else if ((Demod.twoBits & 0x0770) == 0x0700) Demod.syncBit = 3;
492 else if ((Demod.twoBits & 0x03B8) == 0x0380) Demod.syncBit = 2;
493 else if ((Demod.twoBits & 0x01DC) == 0x01C0) Demod.syncBit = 1;
494 else if ((Demod.twoBits & 0x00EE) == 0x00E0) Demod.syncBit = 0;
d7aa3739 495 if (Demod.syncBit != 0xFFFF) {
7bc95e2e 496 Demod.startTime = non_real_time?non_real_time:(GetCountSspClk() & 0xfffffff8);
497 Demod.startTime -= Demod.syncBit;
498 Demod.bitCount = offset; // number of decoded data bits
e691fc45 499 Demod.state = DEMOD_MANCHESTER_DATA;
1523527f 500 LED_C_ON();
2f2d9fc5 501 }
7bc95e2e 502 }
15c4dc5a 503
7bc95e2e 504 } else {
15c4dc5a 505
7bc95e2e 506 if (IsManchesterModulationNibble1(Demod.twoBits >> Demod.syncBit)) { // modulation in first half
507 if (IsManchesterModulationNibble2(Demod.twoBits >> Demod.syncBit)) { // ... and in second half = collision
e691fc45 508 if (!Demod.collisionPos) {
509 Demod.collisionPos = (Demod.len << 3) + Demod.bitCount;
510 }
511 } // modulation in first half only - Sequence D = 1
7bc95e2e 512 Demod.bitCount++;
513 Demod.shiftReg = (Demod.shiftReg >> 1) | 0x100; // in both cases, add a 1 to the shiftreg
514 if(Demod.bitCount == 9) { // if we decoded a full byte (including parity)
e691fc45 515 Demod.output[Demod.len++] = (Demod.shiftReg & 0xff);
7bc95e2e 516 Demod.parityBits <<= 1; // make room for the parity bit
e691fc45 517 Demod.parityBits |= ((Demod.shiftReg >> 8) & 0x01); // store parity bit
518 Demod.bitCount = 0;
519 Demod.shiftReg = 0;
6a1f2d82 520 if((Demod.len&0x0007) == 0) { // every 8 data bytes
521 Demod.parity[Demod.parityLen++] = Demod.parityBits; // store 8 parity bits
522 Demod.parityBits = 0;
523 }
15c4dc5a 524 }
7bc95e2e 525 Demod.endTime = Demod.startTime + 8*(9*Demod.len + Demod.bitCount + 1) - 4;
526 } else { // no modulation in first half
527 if (IsManchesterModulationNibble2(Demod.twoBits >> Demod.syncBit)) { // and modulation in second half = Sequence E = 0
e691fc45 528 Demod.bitCount++;
7bc95e2e 529 Demod.shiftReg = (Demod.shiftReg >> 1); // add a 0 to the shiftreg
e691fc45 530 if(Demod.bitCount >= 9) { // if we decoded a full byte (including parity)
e691fc45 531 Demod.output[Demod.len++] = (Demod.shiftReg & 0xff);
7bc95e2e 532 Demod.parityBits <<= 1; // make room for the new parity bit
e691fc45 533 Demod.parityBits |= ((Demod.shiftReg >> 8) & 0x01); // store parity bit
534 Demod.bitCount = 0;
535 Demod.shiftReg = 0;
6a1f2d82 536 if ((Demod.len&0x0007) == 0) { // every 8 data bytes
537 Demod.parity[Demod.parityLen++] = Demod.parityBits; // store 8 parity bits1
538 Demod.parityBits = 0;
539 }
15c4dc5a 540 }
7bc95e2e 541 Demod.endTime = Demod.startTime + 8*(9*Demod.len + Demod.bitCount + 1);
e691fc45 542 } else { // no modulation in both halves - End of communication
1523527f 543 LED_C_OFF();
6a1f2d82 544 if(Demod.bitCount > 0) { // there are some remaining data bits
545 Demod.shiftReg >>= (9 - Demod.bitCount); // right align the decoded bits
546 Demod.output[Demod.len++] = Demod.shiftReg & 0xff; // and add them to the output
547 Demod.parityBits <<= 1; // add a (void) parity bit
548 Demod.parityBits <<= (8 - (Demod.len&0x0007)); // left align remaining parity bits
549 Demod.parity[Demod.parityLen++] = Demod.parityBits; // and store them
de77d4ac 550 return true;
6a1f2d82 551 } else if (Demod.len & 0x0007) { // there are some parity bits to store
552 Demod.parityBits <<= (8 - (Demod.len&0x0007)); // left align remaining parity bits
553 Demod.parity[Demod.parityLen++] = Demod.parityBits; // and store them
52bfb955 554 }
555 if (Demod.len) {
de77d4ac 556 return true; // we are finished with decoding the raw data sequence
d7aa3739 557 } else { // nothing received. Start over
558 DemodReset();
e691fc45 559 }
15c4dc5a 560 }
7bc95e2e 561 }
e691fc45 562
563 }
15c4dc5a 564
de77d4ac 565 return false; // not finished yet, need more data
15c4dc5a 566}
567
568//=============================================================================
569// Finally, a `sniffer' for ISO 14443 Type A
570// Both sides of communication!
571//=============================================================================
572
573//-----------------------------------------------------------------------------
574// Record the sequence of commands sent by the reader to the tag, with
575// triggering so that we start recording at the point that the tag is moved
576// near the reader.
577//-----------------------------------------------------------------------------
5cd9ec01
M
578void RAMFUNC SnoopIso14443a(uint8_t param) {
579 // param:
580 // bit 0 - trigger from first card answer
581 // bit 1 - trigger from first reader 7-bit request
582
583 LEDsoff();
1523527f 584 LED_A_ON();
5cd9ec01 585
09ffd16e 586 iso14443a_setup(FPGA_HF_ISO14443A_SNIFFER);
587
f71f4deb 588 // Allocate memory from BigBuf for some buffers
589 // free all previous allocations first
590 BigBuf_free();
591
5cd9ec01 592 // The command (reader -> tag) that we're receiving.
f71f4deb 593 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
594 uint8_t *receivedCmdPar = BigBuf_malloc(MAX_PARITY_SIZE);
6a1f2d82 595
5cd9ec01 596 // The response (tag -> reader) that we're receiving.
f71f4deb 597 uint8_t *receivedResponse = BigBuf_malloc(MAX_FRAME_SIZE);
598 uint8_t *receivedResponsePar = BigBuf_malloc(MAX_PARITY_SIZE);
5cd9ec01
M
599
600 // The DMA buffer, used to stream samples from the FPGA
f71f4deb 601 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
602
603 // init trace buffer
3000dc4e 604 clear_trace();
de77d4ac 605 set_tracing(true);
f71f4deb 606
7bc95e2e 607 uint8_t *data = dmaBuf;
608 uint8_t previous_data = 0;
5cd9ec01
M
609 int maxDataLen = 0;
610 int dataLen = 0;
de77d4ac 611 bool TagIsActive = false;
612 bool ReaderIsActive = false;
7bc95e2e 613
5cd9ec01 614 // Set up the demodulator for tag -> reader responses.
6a1f2d82 615 DemodInit(receivedResponse, receivedResponsePar);
616
5cd9ec01 617 // Set up the demodulator for the reader -> tag commands
6a1f2d82 618 UartInit(receivedCmd, receivedCmdPar);
619
7bc95e2e 620 // Setup and start DMA.
5cd9ec01 621 FpgaSetupSscDma((uint8_t *)dmaBuf, DMA_BUFFER_SIZE);
7bc95e2e 622
09ffd16e 623 // We won't start recording the frames that we acquire until we trigger;
624 // a good trigger condition to get started is probably when we see a
625 // response from the tag.
de77d4ac 626 // triggered == false -- to wait first for card
09ffd16e 627 bool triggered = !(param & 0x03);
628
5cd9ec01 629 // And now we loop, receiving samples.
de77d4ac 630 for(uint32_t rsamples = 0; true; ) {
7bc95e2e 631
5cd9ec01
M
632 if(BUTTON_PRESS()) {
633 DbpString("cancelled by button");
7bc95e2e 634 break;
5cd9ec01 635 }
15c4dc5a 636
5cd9ec01 637 WDT_HIT();
15c4dc5a 638
5cd9ec01
M
639 int register readBufDataP = data - dmaBuf;
640 int register dmaBufDataP = DMA_BUFFER_SIZE - AT91C_BASE_PDC_SSC->PDC_RCR;
641 if (readBufDataP <= dmaBufDataP){
642 dataLen = dmaBufDataP - readBufDataP;
643 } else {
7bc95e2e 644 dataLen = DMA_BUFFER_SIZE - readBufDataP + dmaBufDataP;
5cd9ec01
M
645 }
646 // test for length of buffer
647 if(dataLen > maxDataLen) {
648 maxDataLen = dataLen;
f71f4deb 649 if(dataLen > (9 * DMA_BUFFER_SIZE / 10)) {
7bc95e2e 650 Dbprintf("blew circular buffer! dataLen=%d", dataLen);
651 break;
5cd9ec01
M
652 }
653 }
654 if(dataLen < 1) continue;
655
656 // primary buffer was stopped( <-- we lost data!
657 if (!AT91C_BASE_PDC_SSC->PDC_RCR) {
658 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) dmaBuf;
659 AT91C_BASE_PDC_SSC->PDC_RCR = DMA_BUFFER_SIZE;
7bc95e2e 660 Dbprintf("RxEmpty ERROR!!! data length:%d", dataLen); // temporary
5cd9ec01
M
661 }
662 // secondary buffer sets as primary, secondary buffer was stopped
663 if (!AT91C_BASE_PDC_SSC->PDC_RNCR) {
664 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) dmaBuf;
665 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
666 }
667
7bc95e2e 668 if (rsamples & 0x01) { // Need two samples to feed Miller and Manchester-Decoder
3be2a5ae 669
7bc95e2e 670 if(!TagIsActive) { // no need to try decoding reader data if the tag is sending
671 uint8_t readerdata = (previous_data & 0xF0) | (*data >> 4);
672 if (MillerDecoding(readerdata, (rsamples-1)*4)) {
7bc95e2e 673 // check - if there is a short 7bit request from reader
1523527f 674 if ((!triggered) && (param & 0x02) && (Uart.len == 1) && (Uart.bitCount == 7)) {
675 triggered = true;
676 }
7bc95e2e 677 if(triggered) {
6a1f2d82 678 if (!LogTrace(receivedCmd,
679 Uart.len,
680 Uart.startTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER,
681 Uart.endTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER,
682 Uart.parity,
de77d4ac 683 true)) break;
7bc95e2e 684 }
685 /* And ready to receive another command. */
48ece4a7 686 UartReset();
7bc95e2e 687 /* And also reset the demod code, which might have been */
688 /* false-triggered by the commands from the reader. */
689 DemodReset();
7bc95e2e 690 }
691 ReaderIsActive = (Uart.state != STATE_UNSYNCD);
5cd9ec01 692 }
3be2a5ae 693
1523527f 694 if (!ReaderIsActive) { // no need to try decoding tag data if the reader is sending - and we cannot afford the time
7bc95e2e 695 uint8_t tagdata = (previous_data << 4) | (*data & 0x0F);
1523527f 696 if (ManchesterDecoding(tagdata, 0, (rsamples-1)*4)) {
6a1f2d82 697 if (!LogTrace(receivedResponse,
698 Demod.len,
699 Demod.startTime*16 - DELAY_TAG_AIR2ARM_AS_SNIFFER,
700 Demod.endTime*16 - DELAY_TAG_AIR2ARM_AS_SNIFFER,
701 Demod.parity,
de77d4ac 702 false)) break;
de77d4ac 703 if ((!triggered) && (param & 0x01)) triggered = true;
7bc95e2e 704 // And ready to receive another response.
705 DemodReset();
48ece4a7 706 // And reset the Miller decoder including itS (now outdated) input buffer
707 UartInit(receivedCmd, receivedCmdPar);
7bc95e2e 708 }
709 TagIsActive = (Demod.state != DEMOD_UNSYNCD);
710 }
5cd9ec01
M
711 }
712
7bc95e2e 713 previous_data = *data;
714 rsamples++;
5cd9ec01 715 data++;
d714d3ef 716 if(data == dmaBuf + DMA_BUFFER_SIZE) {
5cd9ec01
M
717 data = dmaBuf;
718 }
719 } // main cycle
720
7bc95e2e 721 FpgaDisableSscDma();
1523527f 722 LEDsoff();
723
724 DbpString("COMMAND FINISHED");
7bc95e2e 725 Dbprintf("maxDataLen=%d, Uart.state=%x, Uart.len=%d", maxDataLen, Uart.state, Uart.len);
3000dc4e 726 Dbprintf("traceLen=%d, Uart.output[0]=%08x", BigBuf_get_traceLen(), (uint32_t)Uart.output[0]);
15c4dc5a 727}
728
15c4dc5a 729//-----------------------------------------------------------------------------
730// Prepare tag messages
731//-----------------------------------------------------------------------------
6a1f2d82 732static void CodeIso14443aAsTagPar(const uint8_t *cmd, uint16_t len, uint8_t *parity)
15c4dc5a 733{
8f51ddb0 734 ToSendReset();
15c4dc5a 735
736 // Correction bit, might be removed when not needed
737 ToSendStuffBit(0);
738 ToSendStuffBit(0);
739 ToSendStuffBit(0);
740 ToSendStuffBit(0);
741 ToSendStuffBit(1); // 1
742 ToSendStuffBit(0);
743 ToSendStuffBit(0);
744 ToSendStuffBit(0);
8f51ddb0 745
15c4dc5a 746 // Send startbit
72934aa3 747 ToSend[++ToSendMax] = SEC_D;
7bc95e2e 748 LastProxToAirDuration = 8 * ToSendMax - 4;
15c4dc5a 749
6a1f2d82 750 for(uint16_t i = 0; i < len; i++) {
8f51ddb0 751 uint8_t b = cmd[i];
15c4dc5a 752
753 // Data bits
6a1f2d82 754 for(uint16_t j = 0; j < 8; j++) {
15c4dc5a 755 if(b & 1) {
72934aa3 756 ToSend[++ToSendMax] = SEC_D;
15c4dc5a 757 } else {
72934aa3 758 ToSend[++ToSendMax] = SEC_E;
8f51ddb0
M
759 }
760 b >>= 1;
761 }
15c4dc5a 762
0014cb46 763 // Get the parity bit
6a1f2d82 764 if (parity[i>>3] & (0x80>>(i&0x0007))) {
8f51ddb0 765 ToSend[++ToSendMax] = SEC_D;
7bc95e2e 766 LastProxToAirDuration = 8 * ToSendMax - 4;
15c4dc5a 767 } else {
72934aa3 768 ToSend[++ToSendMax] = SEC_E;
7bc95e2e 769 LastProxToAirDuration = 8 * ToSendMax;
15c4dc5a 770 }
8f51ddb0 771 }
15c4dc5a 772
8f51ddb0
M
773 // Send stopbit
774 ToSend[++ToSendMax] = SEC_F;
15c4dc5a 775
8f51ddb0
M
776 // Convert from last byte pos to length
777 ToSendMax++;
8f51ddb0
M
778}
779
15c4dc5a 780
8f51ddb0
M
781static void Code4bitAnswerAsTag(uint8_t cmd)
782{
783 int i;
784
5f6d6c90 785 ToSendReset();
8f51ddb0
M
786
787 // Correction bit, might be removed when not needed
788 ToSendStuffBit(0);
789 ToSendStuffBit(0);
790 ToSendStuffBit(0);
791 ToSendStuffBit(0);
792 ToSendStuffBit(1); // 1
793 ToSendStuffBit(0);
794 ToSendStuffBit(0);
795 ToSendStuffBit(0);
796
797 // Send startbit
798 ToSend[++ToSendMax] = SEC_D;
799
800 uint8_t b = cmd;
801 for(i = 0; i < 4; i++) {
802 if(b & 1) {
803 ToSend[++ToSendMax] = SEC_D;
7bc95e2e 804 LastProxToAirDuration = 8 * ToSendMax - 4;
8f51ddb0
M
805 } else {
806 ToSend[++ToSendMax] = SEC_E;
7bc95e2e 807 LastProxToAirDuration = 8 * ToSendMax;
8f51ddb0
M
808 }
809 b >>= 1;
810 }
811
812 // Send stopbit
813 ToSend[++ToSendMax] = SEC_F;
814
5f6d6c90 815 // Convert from last byte pos to length
816 ToSendMax++;
15c4dc5a 817}
818
6e49717b 819
820static uint8_t *LastReaderTraceTime = NULL;
821
822static void EmLogTraceReader(void) {
823 // remember last reader trace start to fix timing info later
824 LastReaderTraceTime = BigBuf_get_addr() + BigBuf_get_traceLen();
825 LogTrace(Uart.output, Uart.len, Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG, Uart.parity, true);
826}
827
828
829static void FixLastReaderTraceTime(uint32_t tag_StartTime) {
830 uint32_t reader_EndTime = Uart.endTime*16 - DELAY_AIR2ARM_AS_TAG;
831 uint32_t reader_StartTime = Uart.startTime*16 - DELAY_AIR2ARM_AS_TAG;
832 uint16_t reader_modlen = reader_EndTime - reader_StartTime;
833 uint16_t approx_fdt = tag_StartTime - reader_EndTime;
834 uint16_t exact_fdt = (approx_fdt - 20 + 32)/64 * 64 + 20;
835 reader_StartTime = tag_StartTime - exact_fdt - reader_modlen;
836 LastReaderTraceTime[0] = (reader_StartTime >> 0) & 0xff;
837 LastReaderTraceTime[1] = (reader_StartTime >> 8) & 0xff;
838 LastReaderTraceTime[2] = (reader_StartTime >> 16) & 0xff;
839 LastReaderTraceTime[3] = (reader_StartTime >> 24) & 0xff;
840}
841
842
843static void EmLogTraceTag(uint8_t *tag_data, uint16_t tag_len, uint8_t *tag_Parity, uint32_t ProxToAirDuration) {
844 uint32_t tag_StartTime = LastTimeProxToAirStart*16 + DELAY_ARM2AIR_AS_TAG;
845 uint32_t tag_EndTime = (LastTimeProxToAirStart + ProxToAirDuration)*16 + DELAY_ARM2AIR_AS_TAG;
846 LogTrace(tag_data, tag_len, tag_StartTime, tag_EndTime, tag_Parity, false);
847 FixLastReaderTraceTime(tag_StartTime);
848}
849
850
15c4dc5a 851//-----------------------------------------------------------------------------
852// Wait for commands from reader
853// Stop when button is pressed
de77d4ac 854// Or return true when command is captured
15c4dc5a 855//-----------------------------------------------------------------------------
6a1f2d82 856static int GetIso14443aCommandFromReader(uint8_t *received, uint8_t *parity, int *len)
15c4dc5a 857{
858 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
859 // only, since we are receiving, not transmitting).
860 // Signal field is off with the appropriate LED
861 LED_D_OFF();
862 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
863
864 // Now run a `software UART' on the stream of incoming samples.
6a1f2d82 865 UartInit(received, parity);
7bc95e2e 866
867 // clear RXRDY:
868 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
15c4dc5a 869
870 for(;;) {
871 WDT_HIT();
872
de77d4ac 873 if(BUTTON_PRESS()) return false;
7bc95e2e 874
15c4dc5a 875 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
7bc95e2e 876 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
877 if(MillerDecoding(b, 0)) {
878 *len = Uart.len;
6e49717b 879 EmLogTraceReader();
de77d4ac 880 return true;
15c4dc5a 881 }
7bc95e2e 882 }
15c4dc5a 883 }
884}
28afbd2b 885
6e49717b 886
b35e04a7 887static int EmSend4bitEx(uint8_t resp);
28afbd2b 888int EmSend4bit(uint8_t resp);
b35e04a7 889static int EmSendCmdExPar(uint8_t *resp, uint16_t respLen, uint8_t *par);
890int EmSendCmdEx(uint8_t *resp, uint16_t respLen);
891int EmSendPrecompiledCmd(tag_response_info_t *response_info);
15c4dc5a 892
ce02f6f9 893
6e49717b 894static bool prepare_tag_modulation(tag_response_info_t* response_info, size_t max_buffer_size) {
7bc95e2e 895 // Example response, answer to MIFARE Classic read block will be 16 bytes + 2 CRC = 18 bytes
ce02f6f9 896 // This will need the following byte array for a modulation sequence
897 // 144 data bits (18 * 8)
898 // 18 parity bits
899 // 2 Start and stop
900 // 1 Correction bit (Answer in 1172 or 1236 periods, see FPGA)
901 // 1 just for the case
902 // ----------- +
903 // 166 bytes, since every bit that needs to be send costs us a byte
904 //
f71f4deb 905
906
ce02f6f9 907 // Prepare the tag modulation bits from the message
6e49717b 908 GetParity(response_info->response, response_info->response_n, &(response_info->par));
909 CodeIso14443aAsTagPar(response_info->response,response_info->response_n, &(response_info->par));
ce02f6f9 910
911 // Make sure we do not exceed the free buffer space
912 if (ToSendMax > max_buffer_size) {
913 Dbprintf("Out of memory, when modulating bits for tag answer:");
6e49717b 914 Dbhexdump(response_info->response_n, response_info->response, false);
ce02f6f9 915 return false;
916 }
917
918 // Copy the byte array, used for this modulation to the buffer position
6e49717b 919 memcpy(response_info->modulation, ToSend, ToSendMax);
ce02f6f9 920
7bc95e2e 921 // Store the number of bytes that were used for encoding/modulation and the time needed to transfer them
ce02f6f9 922 response_info->modulation_n = ToSendMax;
7bc95e2e 923 response_info->ProxToAirDuration = LastProxToAirDuration;
ce02f6f9 924
925 return true;
926}
927
f71f4deb 928
929// "precompile" responses. There are 7 predefined responses with a total of 28 bytes data to transmit.
930// Coded responses need one byte per bit to transfer (data, parity, start, stop, correction)
6e49717b 931// 28 * 8 data bits, 28 * 1 parity bits, 7 start bits, 7 stop bits, 7 correction bits for the modulation
f71f4deb 932// -> need 273 bytes buffer
933#define ALLOCATED_TAG_MODULATION_BUFFER_SIZE 273
934
6e49717b 935bool prepare_allocated_tag_modulation(tag_response_info_t* response_info, uint8_t **buffer, size_t *max_buffer_size) {
936
ce02f6f9 937 // Retrieve and store the current buffer index
6e49717b 938 response_info->modulation = *buffer;
ce02f6f9 939
940 // Forward the prepare tag modulation function to the inner function
6e49717b 941 if (prepare_tag_modulation(response_info, *max_buffer_size)) {
942 // Update the free buffer offset and the remaining buffer size
943 *buffer += ToSendMax;
944 *max_buffer_size -= ToSendMax;
ce02f6f9 945 return true;
946 } else {
947 return false;
948 }
949}
950
15c4dc5a 951//-----------------------------------------------------------------------------
952// Main loop of simulated tag: receive commands from reader, decide what
953// response to send, and send it.
954//-----------------------------------------------------------------------------
28afbd2b 955void SimulateIso14443aTag(int tagType, int uid_1st, int uid_2nd, byte_t* data)
15c4dc5a 956{
81cd0474 957 uint8_t sak;
958
959 // The first response contains the ATQA (note: bytes are transmitted in reverse order).
960 uint8_t response1[2];
961
962 switch (tagType) {
963 case 1: { // MIFARE Classic
964 // Says: I am Mifare 1k - original line
965 response1[0] = 0x04;
966 response1[1] = 0x00;
967 sak = 0x08;
968 } break;
969 case 2: { // MIFARE Ultralight
970 // Says: I am a stupid memory tag, no crypto
971 response1[0] = 0x04;
972 response1[1] = 0x00;
973 sak = 0x00;
974 } break;
975 case 3: { // MIFARE DESFire
976 // Says: I am a DESFire tag, ph33r me
977 response1[0] = 0x04;
978 response1[1] = 0x03;
979 sak = 0x20;
980 } break;
981 case 4: { // ISO/IEC 14443-4
982 // Says: I am a javacard (JCOP)
983 response1[0] = 0x04;
984 response1[1] = 0x00;
985 sak = 0x28;
986 } break;
3fe4ff4f 987 case 5: { // MIFARE TNP3XXX
988 // Says: I am a toy
989 response1[0] = 0x01;
990 response1[1] = 0x0f;
991 sak = 0x01;
992 } break;
81cd0474 993 default: {
994 Dbprintf("Error: unkown tagtype (%d)",tagType);
995 return;
996 } break;
997 }
998
999 // The second response contains the (mandatory) first 24 bits of the UID
c8b6da22 1000 uint8_t response2[5] = {0x00};
81cd0474 1001
1002 // Check if the uid uses the (optional) part
c8b6da22 1003 uint8_t response2a[5] = {0x00};
1004
81cd0474 1005 if (uid_2nd) {
1006 response2[0] = 0x88;
1007 num_to_bytes(uid_1st,3,response2+1);
1008 num_to_bytes(uid_2nd,4,response2a);
1009 response2a[4] = response2a[0] ^ response2a[1] ^ response2a[2] ^ response2a[3];
1010
1011 // Configure the ATQA and SAK accordingly
1012 response1[0] |= 0x40;
1013 sak |= 0x04;
1014 } else {
1015 num_to_bytes(uid_1st,4,response2);
1016 // Configure the ATQA and SAK accordingly
1017 response1[0] &= 0xBF;
1018 sak &= 0xFB;
1019 }
1020
1021 // Calculate the BitCountCheck (BCC) for the first 4 bytes of the UID.
1022 response2[4] = response2[0] ^ response2[1] ^ response2[2] ^ response2[3];
1023
1024 // Prepare the mandatory SAK (for 4 and 7 byte UID)
c8b6da22 1025 uint8_t response3[3] = {0x00};
81cd0474 1026 response3[0] = sak;
1027 ComputeCrc14443(CRC_14443_A, response3, 1, &response3[1], &response3[2]);
1028
1029 // Prepare the optional second SAK (for 7 byte UID), drop the cascade bit
c8b6da22 1030 uint8_t response3a[3] = {0x00};
81cd0474 1031 response3a[0] = sak & 0xFB;
1032 ComputeCrc14443(CRC_14443_A, response3a, 1, &response3a[1], &response3a[2]);
1033
254b70a4 1034 uint8_t response5[] = { 0x00, 0x00, 0x00, 0x00 }; // Very random tag nonce
6a1f2d82 1035 uint8_t response6[] = { 0x04, 0x58, 0x80, 0x02, 0x00, 0x00 }; // dummy ATS (pseudo-ATR), answer to RATS:
1036 // Format byte = 0x58: FSCI=0x08 (FSC=256), TA(1) and TC(1) present,
1037 // TA(1) = 0x80: different divisors not supported, DR = 1, DS = 1
1038 // TB(1) = not present. Defaults: FWI = 4 (FWT = 256 * 16 * 2^4 * 1/fc = 4833us), SFGI = 0 (SFG = 256 * 16 * 2^0 * 1/fc = 302us)
1039 // TC(1) = 0x02: CID supported, NAD not supported
ce02f6f9 1040 ComputeCrc14443(CRC_14443_A, response6, 4, &response6[4], &response6[5]);
1041
7bc95e2e 1042 #define TAG_RESPONSE_COUNT 7
1043 tag_response_info_t responses[TAG_RESPONSE_COUNT] = {
1044 { .response = response1, .response_n = sizeof(response1) }, // Answer to request - respond with card type
1045 { .response = response2, .response_n = sizeof(response2) }, // Anticollision cascade1 - respond with uid
1046 { .response = response2a, .response_n = sizeof(response2a) }, // Anticollision cascade2 - respond with 2nd half of uid if asked
1047 { .response = response3, .response_n = sizeof(response3) }, // Acknowledge select - cascade 1
1048 { .response = response3a, .response_n = sizeof(response3a) }, // Acknowledge select - cascade 2
1049 { .response = response5, .response_n = sizeof(response5) }, // Authentication answer (random nonce)
1050 { .response = response6, .response_n = sizeof(response6) }, // dummy ATS (pseudo-ATR), answer to RATS
1051 };
1052
1053 // Allocate 512 bytes for the dynamic modulation, created when the reader queries for it
1054 // Such a response is less time critical, so we can prepare them on the fly
1055 #define DYNAMIC_RESPONSE_BUFFER_SIZE 64
1056 #define DYNAMIC_MODULATION_BUFFER_SIZE 512
1057 uint8_t dynamic_response_buffer[DYNAMIC_RESPONSE_BUFFER_SIZE];
1058 uint8_t dynamic_modulation_buffer[DYNAMIC_MODULATION_BUFFER_SIZE];
1059 tag_response_info_t dynamic_response_info = {
1060 .response = dynamic_response_buffer,
1061 .response_n = 0,
1062 .modulation = dynamic_modulation_buffer,
1063 .modulation_n = 0
1064 };
ce02f6f9 1065
09ffd16e 1066 // We need to listen to the high-frequency, peak-detected path.
1067 iso14443a_setup(FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1068
f71f4deb 1069 BigBuf_free_keep_EM();
1070
1071 // allocate buffers:
1072 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
1073 uint8_t *receivedCmdPar = BigBuf_malloc(MAX_PARITY_SIZE);
6e49717b 1074 uint8_t *free_buffer_pointer = BigBuf_malloc(ALLOCATED_TAG_MODULATION_BUFFER_SIZE);
1075 size_t free_buffer_size = ALLOCATED_TAG_MODULATION_BUFFER_SIZE;
f71f4deb 1076 // clear trace
3000dc4e 1077 clear_trace();
de77d4ac 1078 set_tracing(true);
f71f4deb 1079
7bc95e2e 1080 // Prepare the responses of the anticollision phase
ce02f6f9 1081 // there will be not enough time to do this at the moment the reader sends it REQA
7bc95e2e 1082 for (size_t i=0; i<TAG_RESPONSE_COUNT; i++) {
6e49717b 1083 prepare_allocated_tag_modulation(&responses[i], &free_buffer_pointer, &free_buffer_size);
7bc95e2e 1084 }
15c4dc5a 1085
7bc95e2e 1086 int len = 0;
15c4dc5a 1087
1088 // To control where we are in the protocol
1089 int order = 0;
1090 int lastorder;
1091
1092 // Just to allow some checks
1093 int happened = 0;
1094 int happened2 = 0;
81cd0474 1095 int cmdsRecvd = 0;
15c4dc5a 1096
254b70a4 1097 cmdsRecvd = 0;
7bc95e2e 1098 tag_response_info_t* p_response;
15c4dc5a 1099
254b70a4 1100 LED_A_ON();
1101 for(;;) {
7bc95e2e 1102 // Clean receive command buffer
6a1f2d82 1103 if(!GetIso14443aCommandFromReader(receivedCmd, receivedCmdPar, &len)) {
ce02f6f9 1104 DbpString("Button press");
254b70a4 1105 break;
1106 }
7bc95e2e 1107
1108 p_response = NULL;
1109
254b70a4 1110 // Okay, look at the command now.
1111 lastorder = order;
1112 if(receivedCmd[0] == 0x26) { // Received a REQUEST
ce02f6f9 1113 p_response = &responses[0]; order = 1;
254b70a4 1114 } else if(receivedCmd[0] == 0x52) { // Received a WAKEUP
ce02f6f9 1115 p_response = &responses[0]; order = 6;
254b70a4 1116 } else if(receivedCmd[1] == 0x20 && receivedCmd[0] == 0x93) { // Received request for UID (cascade 1)
ce02f6f9 1117 p_response = &responses[1]; order = 2;
6a1f2d82 1118 } else if(receivedCmd[1] == 0x20 && receivedCmd[0] == 0x95) { // Received request for UID (cascade 2)
ce02f6f9 1119 p_response = &responses[2]; order = 20;
254b70a4 1120 } else if(receivedCmd[1] == 0x70 && receivedCmd[0] == 0x93) { // Received a SELECT (cascade 1)
ce02f6f9 1121 p_response = &responses[3]; order = 3;
254b70a4 1122 } else if(receivedCmd[1] == 0x70 && receivedCmd[0] == 0x95) { // Received a SELECT (cascade 2)
ce02f6f9 1123 p_response = &responses[4]; order = 30;
254b70a4 1124 } else if(receivedCmd[0] == 0x30) { // Received a (plain) READ
b35e04a7 1125 EmSendCmdEx(data+(4*receivedCmd[1]),16);
7bc95e2e 1126 // Dbprintf("Read request from reader: %x %x",receivedCmd[0],receivedCmd[1]);
5f6d6c90 1127 // We already responded, do not send anything with the EmSendCmd14443aRaw() that is called below
7bc95e2e 1128 p_response = NULL;
254b70a4 1129 } else if(receivedCmd[0] == 0x50) { // Received a HALT
7bc95e2e 1130 p_response = NULL;
254b70a4 1131 } else if(receivedCmd[0] == 0x60 || receivedCmd[0] == 0x61) { // Received an authentication request
ce02f6f9 1132 p_response = &responses[5]; order = 7;
254b70a4 1133 } else if(receivedCmd[0] == 0xE0) { // Received a RATS request
7bc95e2e 1134 if (tagType == 1 || tagType == 2) { // RATS not supported
1135 EmSend4bit(CARD_NACK_NA);
1136 p_response = NULL;
1137 } else {
1138 p_response = &responses[6]; order = 70;
1139 }
6a1f2d82 1140 } else if (order == 7 && len == 8) { // Received {nr] and {ar} (part of authentication)
7bc95e2e 1141 uint32_t nr = bytes_to_num(receivedCmd,4);
1142 uint32_t ar = bytes_to_num(receivedCmd+4,4);
1143 Dbprintf("Auth attempt {nr}{ar}: %08x %08x",nr,ar);
1144 } else {
1145 // Check for ISO 14443A-4 compliant commands, look at left nibble
1146 switch (receivedCmd[0]) {
1147
1148 case 0x0B:
1149 case 0x0A: { // IBlock (command)
1150 dynamic_response_info.response[0] = receivedCmd[0];
1151 dynamic_response_info.response[1] = 0x00;
1152 dynamic_response_info.response[2] = 0x90;
1153 dynamic_response_info.response[3] = 0x00;
1154 dynamic_response_info.response_n = 4;
1155 } break;
1156
1157 case 0x1A:
1158 case 0x1B: { // Chaining command
1159 dynamic_response_info.response[0] = 0xaa | ((receivedCmd[0]) & 1);
1160 dynamic_response_info.response_n = 2;
1161 } break;
1162
1163 case 0xaa:
1164 case 0xbb: {
1165 dynamic_response_info.response[0] = receivedCmd[0] ^ 0x11;
1166 dynamic_response_info.response_n = 2;
1167 } break;
1168
1169 case 0xBA: { //
1170 memcpy(dynamic_response_info.response,"\xAB\x00",2);
1171 dynamic_response_info.response_n = 2;
1172 } break;
1173
1174 case 0xCA:
1175 case 0xC2: { // Readers sends deselect command
1176 memcpy(dynamic_response_info.response,"\xCA\x00",2);
1177 dynamic_response_info.response_n = 2;
1178 } break;
1179
1180 default: {
1181 // Never seen this command before
7bc95e2e 1182 Dbprintf("Received unknown command (len=%d):",len);
1183 Dbhexdump(len,receivedCmd,false);
1184 // Do not respond
1185 dynamic_response_info.response_n = 0;
1186 } break;
1187 }
ce02f6f9 1188
7bc95e2e 1189 if (dynamic_response_info.response_n > 0) {
1190 // Copy the CID from the reader query
1191 dynamic_response_info.response[1] = receivedCmd[1];
ce02f6f9 1192
7bc95e2e 1193 // Add CRC bytes, always used in ISO 14443A-4 compliant cards
1194 AppendCrc14443a(dynamic_response_info.response,dynamic_response_info.response_n);
1195 dynamic_response_info.response_n += 2;
ce02f6f9 1196
7bc95e2e 1197 if (prepare_tag_modulation(&dynamic_response_info,DYNAMIC_MODULATION_BUFFER_SIZE) == false) {
1198 Dbprintf("Error preparing tag response");
7bc95e2e 1199 break;
1200 }
1201 p_response = &dynamic_response_info;
1202 }
81cd0474 1203 }
15c4dc5a 1204
1205 // Count number of wakeups received after a halt
1206 if(order == 6 && lastorder == 5) { happened++; }
1207
1208 // Count number of other messages after a halt
1209 if(order != 6 && lastorder == 5) { happened2++; }
1210
15c4dc5a 1211 if(cmdsRecvd > 999) {
1212 DbpString("1000 commands later...");
254b70a4 1213 break;
15c4dc5a 1214 }
ce02f6f9 1215 cmdsRecvd++;
1216
1217 if (p_response != NULL) {
b35e04a7 1218 EmSendPrecompiledCmd(p_response);
7bc95e2e 1219 }
1220
d9de20fa 1221 if (!get_tracing()) {
7bc95e2e 1222 Dbprintf("Trace Full. Simulation stopped.");
1223 break;
1224 }
1225 }
15c4dc5a 1226
1227 Dbprintf("%x %x %x", happened, happened2, cmdsRecvd);
1228 LED_A_OFF();
f71f4deb 1229 BigBuf_free_keep_EM();
15c4dc5a 1230}
1231
9492e0b0 1232
1233// prepare a delayed transfer. This simply shifts ToSend[] by a number
1234// of bits specified in the delay parameter.
6e49717b 1235static void PrepareDelayedTransfer(uint16_t delay)
9492e0b0 1236{
1237 uint8_t bitmask = 0;
1238 uint8_t bits_to_shift = 0;
1239 uint8_t bits_shifted = 0;
1240
1241 delay &= 0x07;
1242 if (delay) {
1243 for (uint16_t i = 0; i < delay; i++) {
1244 bitmask |= (0x01 << i);
1245 }
7bc95e2e 1246 ToSend[ToSendMax++] = 0x00;
9492e0b0 1247 for (uint16_t i = 0; i < ToSendMax; i++) {
1248 bits_to_shift = ToSend[i] & bitmask;
1249 ToSend[i] = ToSend[i] >> delay;
1250 ToSend[i] = ToSend[i] | (bits_shifted << (8 - delay));
1251 bits_shifted = bits_to_shift;
1252 }
1253 }
1254}
1255
7bc95e2e 1256
1257//-------------------------------------------------------------------------------------
15c4dc5a 1258// Transmit the command (to the tag) that was placed in ToSend[].
9492e0b0 1259// Parameter timing:
7bc95e2e 1260// if NULL: transfer at next possible time, taking into account
47b78133 1261// request guard time, startup frame guard time and frame delay time
7bc95e2e 1262// if == 0: transfer immediately and return time of transfer
9492e0b0 1263// if != 0: delay transfer until time specified
7bc95e2e 1264//-------------------------------------------------------------------------------------
6a1f2d82 1265static void TransmitFor14443a(const uint8_t *cmd, uint16_t len, uint32_t *timing)
15c4dc5a 1266{
1523527f 1267 LED_D_ON();
9492e0b0 1268 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
e30c654b 1269
7bc95e2e 1270 uint32_t ThisTransferTime = 0;
e30c654b 1271
9492e0b0 1272 if (timing) {
1273 if(*timing == 0) { // Measure time
7bc95e2e 1274 *timing = (GetCountSspClk() + 8) & 0xfffffff8;
9492e0b0 1275 } else {
1276 PrepareDelayedTransfer(*timing & 0x00000007); // Delay transfer (fine tuning - up to 7 MF clock ticks)
1277 }
7bc95e2e 1278 if(MF_DBGLEVEL >= 4 && GetCountSspClk() >= (*timing & 0xfffffff8)) Dbprintf("TransmitFor14443a: Missed timing");
1279 while(GetCountSspClk() < (*timing & 0xfffffff8)); // Delay transfer (multiple of 8 MF clock ticks)
1280 LastTimeProxToAirStart = *timing;
1281 } else {
1282 ThisTransferTime = ((MAX(NextTransferTime, GetCountSspClk()) & 0xfffffff8) + 8);
1283 while(GetCountSspClk() < ThisTransferTime);
1284 LastTimeProxToAirStart = ThisTransferTime;
9492e0b0 1285 }
1286
7bc95e2e 1287 // clear TXRDY
1288 AT91C_BASE_SSC->SSC_THR = SEC_Y;
1289
7bc95e2e 1290 uint16_t c = 0;
9492e0b0 1291 for(;;) {
1292 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1293 AT91C_BASE_SSC->SSC_THR = cmd[c];
1294 c++;
1295 if(c >= len) {
1296 break;
1297 }
1298 }
1299 }
7bc95e2e 1300
1301 NextTransferTime = MAX(NextTransferTime, LastTimeProxToAirStart + REQUEST_GUARD_TIME);
15c4dc5a 1302}
1303
7bc95e2e 1304
15c4dc5a 1305//-----------------------------------------------------------------------------
195af472 1306// Prepare reader command (in bits, support short frames) to send to FPGA
15c4dc5a 1307//-----------------------------------------------------------------------------
6e49717b 1308static void CodeIso14443aBitsAsReaderPar(const uint8_t *cmd, uint16_t bits, const uint8_t *parity)
15c4dc5a 1309{
7bc95e2e 1310 int i, j;
1311 int last;
1312 uint8_t b;
e30c654b 1313
7bc95e2e 1314 ToSendReset();
e30c654b 1315
7bc95e2e 1316 // Start of Communication (Seq. Z)
1317 ToSend[++ToSendMax] = SEC_Z;
1318 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1319 last = 0;
1320
1321 size_t bytecount = nbytes(bits);
1322 // Generate send structure for the data bits
1323 for (i = 0; i < bytecount; i++) {
1324 // Get the current byte to send
1325 b = cmd[i];
1326 size_t bitsleft = MIN((bits-(i*8)),8);
1327
1328 for (j = 0; j < bitsleft; j++) {
1329 if (b & 1) {
1330 // Sequence X
1331 ToSend[++ToSendMax] = SEC_X;
1332 LastProxToAirDuration = 8 * (ToSendMax+1) - 2;
1333 last = 1;
1334 } else {
1335 if (last == 0) {
1336 // Sequence Z
1337 ToSend[++ToSendMax] = SEC_Z;
1338 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1339 } else {
1340 // Sequence Y
1341 ToSend[++ToSendMax] = SEC_Y;
1342 last = 0;
1343 }
1344 }
1345 b >>= 1;
1346 }
1347
6a1f2d82 1348 // Only transmit parity bit if we transmitted a complete byte
48ece4a7 1349 if (j == 8 && parity != NULL) {
7bc95e2e 1350 // Get the parity bit
6a1f2d82 1351 if (parity[i>>3] & (0x80 >> (i&0x0007))) {
7bc95e2e 1352 // Sequence X
1353 ToSend[++ToSendMax] = SEC_X;
1354 LastProxToAirDuration = 8 * (ToSendMax+1) - 2;
1355 last = 1;
1356 } else {
1357 if (last == 0) {
1358 // Sequence Z
1359 ToSend[++ToSendMax] = SEC_Z;
1360 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1361 } else {
1362 // Sequence Y
1363 ToSend[++ToSendMax] = SEC_Y;
1364 last = 0;
1365 }
1366 }
1367 }
1368 }
e30c654b 1369
7bc95e2e 1370 // End of Communication: Logic 0 followed by Sequence Y
1371 if (last == 0) {
1372 // Sequence Z
1373 ToSend[++ToSendMax] = SEC_Z;
1374 LastProxToAirDuration = 8 * (ToSendMax+1) - 6;
1375 } else {
1376 // Sequence Y
1377 ToSend[++ToSendMax] = SEC_Y;
1378 last = 0;
1379 }
1380 ToSend[++ToSendMax] = SEC_Y;
e30c654b 1381
7bc95e2e 1382 // Convert to length of command:
1383 ToSendMax++;
15c4dc5a 1384}
1385
0c8d25eb 1386
9ca155ba
M
1387//-----------------------------------------------------------------------------
1388// Wait for commands from reader
1389// Stop when button is pressed (return 1) or field was gone (return 2)
1390// Or return 0 when command is captured
1391//-----------------------------------------------------------------------------
6e49717b 1392int EmGetCmd(uint8_t *received, uint16_t *len, uint8_t *parity)
9ca155ba
M
1393{
1394 *len = 0;
1395
1396 uint32_t timer = 0, vtime = 0;
1397 int analogCnt = 0;
1398 int analogAVG = 0;
1399
9ca155ba
M
1400 // Set ADC to read field strength
1401 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_SWRST;
1402 AT91C_BASE_ADC->ADC_MR =
0c8d25eb 1403 ADC_MODE_PRESCALE(63) |
1404 ADC_MODE_STARTUP_TIME(1) |
1405 ADC_MODE_SAMPLE_HOLD_TIME(15);
050aa18b 1406 AT91C_BASE_ADC->ADC_CHER = ADC_CHANNEL(ADC_CHAN_HF_LOW);
9ca155ba
M
1407 // start ADC
1408 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_START;
1409
b35e04a7 1410 // Run a 'software UART' on the stream of incoming samples.
6a1f2d82 1411 UartInit(received, parity);
7bc95e2e 1412
b35e04a7 1413 // Ensure that the FPGA Delay Queue is empty before we switch to TAGSIM_LISTEN
1414 do {
1415 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1416 AT91C_BASE_SSC->SSC_THR = SEC_F;
1417 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR; (void) b;
1418 }
1419 } while (GetCountSspClk() < LastTimeProxToAirStart + LastProxToAirDuration + (FpgaSendQueueDelay>>3));
1420
1421 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
1422 // only, since we are receiving, not transmitting).
1423 // Signal field is off with the appropriate LED
1424 LED_D_OFF();
1425 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1426
9ca155ba
M
1427 for(;;) {
1428 WDT_HIT();
1429
1430 if (BUTTON_PRESS()) return 1;
1431
1432 // test if the field exists
050aa18b 1433 if (AT91C_BASE_ADC->ADC_SR & ADC_END_OF_CONVERSION(ADC_CHAN_HF_LOW)) {
9ca155ba 1434 analogCnt++;
050aa18b 1435 analogAVG += AT91C_BASE_ADC->ADC_CDR[ADC_CHAN_HF_LOW];
9ca155ba
M
1436 AT91C_BASE_ADC->ADC_CR = AT91C_ADC_START;
1437 if (analogCnt >= 32) {
050aa18b 1438 if ((MAX_ADC_HF_VOLTAGE_LOW * (analogAVG / analogCnt) >> 10) < MF_MINFIELDV) {
9ca155ba
M
1439 vtime = GetTickCount();
1440 if (!timer) timer = vtime;
1441 // 50ms no field --> card to idle state
1442 if (vtime - timer > 50) return 2;
1443 } else
1444 if (timer) timer = 0;
1445 analogCnt = 0;
1446 analogAVG = 0;
1447 }
1448 }
7bc95e2e 1449
9ca155ba 1450 // receive and test the miller decoding
7bc95e2e 1451 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
b35e04a7 1452 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
7bc95e2e 1453 if(MillerDecoding(b, 0)) {
1454 *len = Uart.len;
6e49717b 1455 EmLogTraceReader();
9ca155ba
M
1456 return 0;
1457 }
7bc95e2e 1458 }
1459
9ca155ba
M
1460 }
1461}
1462
9ca155ba 1463
b35e04a7 1464static int EmSendCmd14443aRaw(uint8_t *resp, uint16_t respLen)
7bc95e2e 1465{
1466 uint8_t b;
1467 uint16_t i = 0;
b35e04a7 1468 bool correctionNeeded;
1469
9ca155ba 1470 // Modulate Manchester
1523527f 1471 LED_D_OFF();
9ca155ba 1472 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_MOD);
7bc95e2e 1473
1474 // include correction bit if necessary
b35e04a7 1475 if (Uart.bitCount == 7)
1476 {
1477 // Short tags (7 bits) don't have parity, determine the correct value from MSB
1478 correctionNeeded = Uart.output[0] & 0x40;
1479 }
1480 else
1481 {
1482 // Look at the last parity bit
1483 correctionNeeded = Uart.parity[(Uart.len-1)/8] & (0x80 >> ((Uart.len-1) & 7));
7bc95e2e 1484 }
b35e04a7 1485
7bc95e2e 1486 if(correctionNeeded) {
9ca155ba
M
1487 // 1236, so correction bit needed
1488 i = 0;
7bc95e2e 1489 } else {
1490 i = 1;
9ca155ba 1491 }
7bc95e2e 1492
d714d3ef 1493 // clear receiving shift register and holding register
7bc95e2e 1494 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1495 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
1496 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1497 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
9ca155ba 1498
7bc95e2e 1499 // wait for the FPGA to signal fdt_indicator == 1 (the FPGA is ready to queue new data in its delay line)
1500 for (uint16_t j = 0; j < 5; j++) { // allow timeout - better late than never
1501 while(!(AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY));
1502 if (AT91C_BASE_SSC->SSC_RHR) break;
1503 }
1504
6e49717b 1505 LastTimeProxToAirStart = (GetCountSspClk() & 0xfffffff8) + (correctionNeeded?8:0);
7bc95e2e 1506
9ca155ba 1507 // send cycle
bb42a03e 1508 for(; i < respLen; ) {
9ca155ba 1509 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
7bc95e2e 1510 AT91C_BASE_SSC->SSC_THR = resp[i++];
1511 FpgaSendQueueDelay = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
9ca155ba 1512 }
7bc95e2e 1513
9ca155ba
M
1514 if(BUTTON_PRESS()) {
1515 break;
1516 }
1517 }
1518
1519 return 0;
1520}
1521
6e49717b 1522
b35e04a7 1523static int EmSend4bitEx(uint8_t resp){
7bc95e2e 1524 Code4bitAnswerAsTag(resp);
b35e04a7 1525 int res = EmSendCmd14443aRaw(ToSend, ToSendMax);
7bc95e2e 1526 // do the tracing for the previous reader request and this tag answer:
6e49717b 1527 EmLogTraceTag(&resp, 1, NULL, LastProxToAirDuration);
0a39986e 1528 return res;
9ca155ba
M
1529}
1530
6e49717b 1531
8f51ddb0 1532int EmSend4bit(uint8_t resp){
b35e04a7 1533 return EmSend4bitEx(resp);
8f51ddb0
M
1534}
1535
6e49717b 1536
b35e04a7 1537static int EmSendCmdExPar(uint8_t *resp, uint16_t respLen, uint8_t *par){
7bc95e2e 1538 CodeIso14443aAsTagPar(resp, respLen, par);
b35e04a7 1539 int res = EmSendCmd14443aRaw(ToSend, ToSendMax);
7bc95e2e 1540 // do the tracing for the previous reader request and this tag answer:
6e49717b 1541 EmLogTraceTag(resp, respLen, par, LastProxToAirDuration);
8f51ddb0
M
1542 return res;
1543}
1544
6e49717b 1545
b35e04a7 1546int EmSendCmdEx(uint8_t *resp, uint16_t respLen){
6a1f2d82 1547 uint8_t par[MAX_PARITY_SIZE];
1548 GetParity(resp, respLen, par);
b35e04a7 1549 return EmSendCmdExPar(resp, respLen, par);
8f51ddb0
M
1550}
1551
6e49717b 1552
6a1f2d82 1553int EmSendCmd(uint8_t *resp, uint16_t respLen){
1554 uint8_t par[MAX_PARITY_SIZE];
1555 GetParity(resp, respLen, par);
b35e04a7 1556 return EmSendCmdExPar(resp, respLen, par);
8f51ddb0
M
1557}
1558
6e49717b 1559
6a1f2d82 1560int EmSendCmdPar(uint8_t *resp, uint16_t respLen, uint8_t *par){
b35e04a7 1561 return EmSendCmdExPar(resp, respLen, par);
7bc95e2e 1562}
1563
6e49717b 1564
b35e04a7 1565int EmSendPrecompiledCmd(tag_response_info_t *response_info) {
1566 int ret = EmSendCmd14443aRaw(response_info->modulation, response_info->modulation_n);
6e49717b 1567 // do the tracing for the previous reader request and this tag answer:
1568 EmLogTraceTag(response_info->response, response_info->response_n, &(response_info->par), response_info->ProxToAirDuration);
1569 return ret;
9ca155ba
M
1570}
1571
6e49717b 1572
15c4dc5a 1573//-----------------------------------------------------------------------------
1574// Wait a certain time for tag response
de77d4ac 1575// If a response is captured return true
1576// If it takes too long return false
15c4dc5a 1577//-----------------------------------------------------------------------------
6a1f2d82 1578static int GetIso14443aAnswerFromTag(uint8_t *receivedResponse, uint8_t *receivedResponsePar, uint16_t offset)
15c4dc5a 1579{
52bfb955 1580 uint32_t c;
e691fc45 1581
15c4dc5a 1582 // Set FPGA mode to "reader listen mode", no modulation (listen
534983d7 1583 // only, since we are receiving, not transmitting).
1584 // Signal field is on with the appropriate LED
1585 LED_D_ON();
1586 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_LISTEN);
1c611bbd 1587
534983d7 1588 // Now get the answer from the card
6a1f2d82 1589 DemodInit(receivedResponse, receivedResponsePar);
15c4dc5a 1590
7bc95e2e 1591 // clear RXRDY:
1592 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
0c8d25eb 1593
15c4dc5a 1594 c = 0;
1595 for(;;) {
534983d7 1596 WDT_HIT();
15c4dc5a 1597
534983d7 1598 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
534983d7 1599 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
7bc95e2e 1600 if(ManchesterDecoding(b, offset, 0)) {
1601 NextTransferTime = MAX(NextTransferTime, Demod.endTime - (DELAY_AIR2ARM_AS_READER + DELAY_ARM2AIR_AS_READER)/16 + FRAME_DELAY_TIME_PICC_TO_PCD);
de77d4ac 1602 return true;
19a700a8 1603 } else if (c++ > iso14a_timeout && Demod.state == DEMOD_UNSYNCD) {
de77d4ac 1604 return false;
15c4dc5a 1605 }
534983d7 1606 }
1607 }
15c4dc5a 1608}
1609
48ece4a7 1610
6a1f2d82 1611void ReaderTransmitBitsPar(uint8_t* frame, uint16_t bits, uint8_t *par, uint32_t *timing)
15c4dc5a 1612{
6a1f2d82 1613 CodeIso14443aBitsAsReaderPar(frame, bits, par);
dfc3c505 1614
7bc95e2e 1615 // Send command to tag
1616 TransmitFor14443a(ToSend, ToSendMax, timing);
1617 if(trigger)
1618 LED_A_ON();
dfc3c505 1619
7bc95e2e 1620 // Log reader command in trace buffer
d9de20fa 1621 LogTrace(frame, nbytes(bits), LastTimeProxToAirStart*16 + DELAY_ARM2AIR_AS_READER, (LastTimeProxToAirStart + LastProxToAirDuration)*16 + DELAY_ARM2AIR_AS_READER, par, true);
15c4dc5a 1622}
1623
48ece4a7 1624
6a1f2d82 1625void ReaderTransmitPar(uint8_t* frame, uint16_t len, uint8_t *par, uint32_t *timing)
dfc3c505 1626{
6a1f2d82 1627 ReaderTransmitBitsPar(frame, len*8, par, timing);
dfc3c505 1628}
15c4dc5a 1629
48ece4a7 1630
6e49717b 1631static void ReaderTransmitBits(uint8_t* frame, uint16_t len, uint32_t *timing)
e691fc45 1632{
1633 // Generate parity and redirect
6a1f2d82 1634 uint8_t par[MAX_PARITY_SIZE];
1635 GetParity(frame, len/8, par);
1636 ReaderTransmitBitsPar(frame, len, par, timing);
e691fc45 1637}
1638
48ece4a7 1639
6a1f2d82 1640void ReaderTransmit(uint8_t* frame, uint16_t len, uint32_t *timing)
15c4dc5a 1641{
1642 // Generate parity and redirect
6a1f2d82 1643 uint8_t par[MAX_PARITY_SIZE];
1644 GetParity(frame, len, par);
1645 ReaderTransmitBitsPar(frame, len*8, par, timing);
15c4dc5a 1646}
1647
6e49717b 1648
1649static int ReaderReceiveOffset(uint8_t* receivedAnswer, uint16_t offset, uint8_t *parity)
e691fc45 1650{
de77d4ac 1651 if (!GetIso14443aAnswerFromTag(receivedAnswer, parity, offset)) return false;
d9de20fa 1652 LogTrace(receivedAnswer, Demod.len, Demod.startTime*16 - DELAY_AIR2ARM_AS_READER, Demod.endTime*16 - DELAY_AIR2ARM_AS_READER, parity, false);
e691fc45 1653 return Demod.len;
1654}
1655
6e49717b 1656
6a1f2d82 1657int ReaderReceive(uint8_t *receivedAnswer, uint8_t *parity)
15c4dc5a 1658{
de77d4ac 1659 if (!GetIso14443aAnswerFromTag(receivedAnswer, parity, 0)) return false;
d9de20fa 1660 LogTrace(receivedAnswer, Demod.len, Demod.startTime*16 - DELAY_AIR2ARM_AS_READER, Demod.endTime*16 - DELAY_AIR2ARM_AS_READER, parity, false);
e691fc45 1661 return Demod.len;
f89c7050
M
1662}
1663
47b78133 1664
1665static void iso14a_set_ATS_times(uint8_t *ats) {
1666
1667 uint8_t tb1;
1668 uint8_t fwi, sfgi;
1669 uint32_t fwt, sfgt;
1670
1671 if (ats[0] > 1) { // there is a format byte T0
1672 if ((ats[1] & 0x20) == 0x20) { // there is an interface byte TB(1)
1673 if ((ats[1] & 0x10) == 0x10) { // there is an interface byte TA(1) preceding TB(1)
1674 tb1 = ats[3];
1675 } else {
1676 tb1 = ats[2];
1677 }
1678 fwi = (tb1 & 0xf0) >> 4; // frame waiting time integer (FWI)
1679 if (fwi != 15) {
1680 fwt = 256 * 16 * (1 << fwi); // frame waiting time (FWT) in 1/fc
1681 iso14a_set_timeout(fwt/(8*16));
1682 }
1683 sfgi = tb1 & 0x0f; // startup frame guard time integer (SFGI)
1684 if (sfgi != 0 && sfgi != 15) {
1685 sfgt = 256 * 16 * (1 << sfgi); // startup frame guard time (SFGT) in 1/fc
1686 NextTransferTime = MAX(NextTransferTime, Demod.endTime + (sfgt - DELAY_AIR2ARM_AS_READER - DELAY_ARM2AIR_AS_READER)/16);
1687 }
1688 }
1689 }
1690}
1691
1692
1693static int GetATQA(uint8_t *resp, uint8_t *resp_par) {
1694
1695#define WUPA_RETRY_TIMEOUT 10 // 10ms
1696 uint8_t wupa[] = { 0x52 }; // 0x26 - REQA 0x52 - WAKE-UP
1697
1698 uint32_t save_iso14a_timeout = iso14a_get_timeout();
1699 iso14a_set_timeout(1236/(16*8)+1); // response to WUPA is expected at exactly 1236/fc. No need to wait longer.
1700
1701 uint32_t start_time = GetTickCount();
1702 int len;
1703
1704 // we may need several tries if we did send an unknown command or a wrong authentication before...
1705 do {
1706 // Broadcast for a card, WUPA (0x52) will force response from all cards in the field
1707 ReaderTransmitBitsPar(wupa, 7, NULL, NULL);
1708 // Receive the ATQA
1709 len = ReaderReceive(resp, resp_par);
1710 } while (len == 0 && GetTickCount() <= start_time + WUPA_RETRY_TIMEOUT);
1711
1712 iso14a_set_timeout(save_iso14a_timeout);
1713 return len;
1714}
1715
1716
de77d4ac 1717// performs iso14443a anticollision (optional) and card select procedure
1718// fills the uid and cuid pointer unless NULL
1719// fills the card info record unless NULL
1720// if anticollision is false, then the UID must be provided in uid_ptr[]
1721// and num_cascades must be set (1: 4 Byte UID, 2: 7 Byte UID, 3: 10 Byte UID)
c04a4b60 1722// requests ATS unless no_rats is true
1723int iso14443a_select_card(byte_t *uid_ptr, iso14a_card_select_t *p_hi14a_card, uint32_t *cuid_ptr, bool anticollision, uint8_t num_cascades, bool no_rats) {
6a1f2d82 1724 uint8_t sel_all[] = { 0x93,0x20 };
1725 uint8_t sel_uid[] = { 0x93,0x70,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
1726 uint8_t rats[] = { 0xE0,0x80,0x00,0x00 }; // FSD=256, FSDI=8, CID=0
f71f4deb 1727 uint8_t resp[MAX_FRAME_SIZE]; // theoretically. A usual RATS will be much smaller
1728 uint8_t resp_par[MAX_PARITY_SIZE];
6a1f2d82 1729 byte_t uid_resp[4];
1730 size_t uid_resp_len;
1731
1732 uint8_t sak = 0x04; // cascade uid
1733 int cascade_level = 0;
1734 int len;
1735
618c220c
OM
1736 // init card struct
1737 if(p_hi14a_card) {
1738 p_hi14a_card->uidlen = 0;
1739 memset(p_hi14a_card->uid, 0, 10);
1740 p_hi14a_card->ats_len = 0;
1741 }
1742
47b78133 1743 if (!GetATQA(resp, resp_par)) {
1744 return 0;
1745 }
6a1f2d82 1746
1747 if(p_hi14a_card) {
1748 memcpy(p_hi14a_card->atqa, resp, 2);
6a1f2d82 1749 }
5f6d6c90 1750
de77d4ac 1751 if (anticollision) {
1752 // clear uid
1753 if (uid_ptr) {
1754 memset(uid_ptr,0,10);
1755 }
6a1f2d82 1756 }
79a73ab2 1757
ee1eadee 1758 // check for proprietary anticollision:
1759 if ((resp[0] & 0x1F) == 0) {
1760 return 3;
1761 }
1762
6a1f2d82 1763 // OK we will select at least at cascade 1, lets see if first byte of UID was 0x88 in
1764 // which case we need to make a cascade 2 request and select - this is a long UID
1765 // While the UID is not complete, the 3nd bit (from the right) is set in the SAK.
1766 for(; sak & 0x04; cascade_level++) {
1767 // SELECT_* (L1: 0x93, L2: 0x95, L3: 0x97)
1768 sel_uid[0] = sel_all[0] = 0x93 + cascade_level * 2;
1769
de77d4ac 1770 if (anticollision) {
1771 // SELECT_ALL
1772 ReaderTransmit(sel_all, sizeof(sel_all), NULL);
fc52fbd4 1773 if (!ReaderReceive(resp, resp_par)) {
1774 return 0;
1775 }
de77d4ac 1776
1777 if (Demod.collisionPos) { // we had a collision and need to construct the UID bit by bit
1778 memset(uid_resp, 0, 4);
1779 uint16_t uid_resp_bits = 0;
1780 uint16_t collision_answer_offset = 0;
1781 // anti-collision-loop:
1782 while (Demod.collisionPos) {
1783 Dbprintf("Multiple tags detected. Collision after Bit %d", Demod.collisionPos);
1784 for (uint16_t i = collision_answer_offset; i < Demod.collisionPos; i++, uid_resp_bits++) { // add valid UID bits before collision point
1785 uint16_t UIDbit = (resp[i/8] >> (i % 8)) & 0x01;
1786 uid_resp[uid_resp_bits / 8] |= UIDbit << (uid_resp_bits % 8);
1787 }
1788 uid_resp[uid_resp_bits/8] |= 1 << (uid_resp_bits % 8); // next time select the card(s) with a 1 in the collision position
1789 uid_resp_bits++;
1790 // construct anticollosion command:
1791 sel_uid[1] = ((2 + uid_resp_bits/8) << 4) | (uid_resp_bits & 0x07); // length of data in bytes and bits
1792 for (uint16_t i = 0; i <= uid_resp_bits/8; i++) {
1793 sel_uid[2+i] = uid_resp[i];
1794 }
1795 collision_answer_offset = uid_resp_bits%8;
1796 ReaderTransmitBits(sel_uid, 16 + uid_resp_bits, NULL);
fc52fbd4 1797 if (!ReaderReceiveOffset(resp, collision_answer_offset, resp_par)) {
1798 return 0;
1799 }
6a1f2d82 1800 }
de77d4ac 1801 // finally, add the last bits and BCC of the UID
1802 for (uint16_t i = collision_answer_offset; i < (Demod.len-1)*8; i++, uid_resp_bits++) {
1803 uint16_t UIDbit = (resp[i/8] >> (i%8)) & 0x01;
1804 uid_resp[uid_resp_bits/8] |= UIDbit << (uid_resp_bits % 8);
6a1f2d82 1805 }
de77d4ac 1806
1807 } else { // no collision, use the response to SELECT_ALL as current uid
1808 memcpy(uid_resp, resp, 4);
e691fc45 1809 }
de77d4ac 1810 } else {
1811 if (cascade_level < num_cascades - 1) {
1812 uid_resp[0] = 0x88;
1813 memcpy(uid_resp+1, uid_ptr+cascade_level*3, 3);
1814 } else {
1815 memcpy(uid_resp, uid_ptr+cascade_level*3, 4);
e691fc45 1816 }
6a1f2d82 1817 }
1818 uid_resp_len = 4;
5f6d6c90 1819
6a1f2d82 1820 // calculate crypto UID. Always use last 4 Bytes.
1821 if(cuid_ptr) {
1822 *cuid_ptr = bytes_to_num(uid_resp, 4);
1823 }
e30c654b 1824
6a1f2d82 1825 // Construct SELECT UID command
1826 sel_uid[1] = 0x70; // transmitting a full UID (1 Byte cmd, 1 Byte NVB, 4 Byte UID, 1 Byte BCC, 2 Bytes CRC)
de77d4ac 1827 memcpy(sel_uid+2, uid_resp, 4); // the UID received during anticollision, or the provided UID
6a1f2d82 1828 sel_uid[6] = sel_uid[2] ^ sel_uid[3] ^ sel_uid[4] ^ sel_uid[5]; // calculate and add BCC
1829 AppendCrc14443a(sel_uid, 7); // calculate and add CRC
1830 ReaderTransmit(sel_uid, sizeof(sel_uid), NULL);
1831
1832 // Receive the SAK
fc52fbd4 1833 if (!ReaderReceive(resp, resp_par)) {
1834 return 0;
1835 }
6a1f2d82 1836 sak = resp[0];
de77d4ac 1837
1838 // Test if more parts of the uid are coming
6a1f2d82 1839 if ((sak & 0x04) /* && uid_resp[0] == 0x88 */) {
1840 // Remove first byte, 0x88 is not an UID byte, it CT, see page 3 of:
1841 // http://www.nxp.com/documents/application_note/AN10927.pdf
6a1f2d82 1842 uid_resp[0] = uid_resp[1];
1843 uid_resp[1] = uid_resp[2];
1844 uid_resp[2] = uid_resp[3];
6a1f2d82 1845 uid_resp_len = 3;
1846 }
5f6d6c90 1847
de77d4ac 1848 if(uid_ptr && anticollision) {
6a1f2d82 1849 memcpy(uid_ptr + (cascade_level*3), uid_resp, uid_resp_len);
1850 }
5f6d6c90 1851
6a1f2d82 1852 if(p_hi14a_card) {
1853 memcpy(p_hi14a_card->uid + (cascade_level*3), uid_resp, uid_resp_len);
1854 p_hi14a_card->uidlen += uid_resp_len;
1855 }
1856 }
79a73ab2 1857
6a1f2d82 1858 if(p_hi14a_card) {
1859 p_hi14a_card->sak = sak;
6a1f2d82 1860 }
534983d7 1861
7376da5c 1862 // PICC compilant with iso14443a-4 ---> (SAK & 0x20 != 0)
3fe4ff4f 1863 if( (sak & 0x20) == 0) return 2;
534983d7 1864
c04a4b60 1865 if (!no_rats) {
1866 // Request for answer to select
1867 AppendCrc14443a(rats, 2);
1868 ReaderTransmit(rats, sizeof(rats), NULL);
1c611bbd 1869
fc52fbd4 1870 if (!(len = ReaderReceive(resp, resp_par))) {
1871 return 0;
1872 }
5191b3d1 1873
c04a4b60 1874 if(p_hi14a_card) {
1875 memcpy(p_hi14a_card->ats, resp, len);
1876 p_hi14a_card->ats_len = len;
1877 }
19a700a8 1878
c04a4b60 1879 // reset the PCB block number
1880 iso14_pcb_blocknum = 0;
19a700a8 1881
47b78133 1882 // set default timeout and delay next transfer based on ATS
1883 iso14a_set_ATS_times(resp);
1884
c04a4b60 1885 }
6a1f2d82 1886 return 1;
7e758047 1887}
15c4dc5a 1888
6e49717b 1889
7bc95e2e 1890void iso14443a_setup(uint8_t fpga_minor_mode) {
7cc204bf 1891 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
9492e0b0 1892 // Set up the synchronous serial port
6a5d4e17 1893 FpgaSetupSsc(FPGA_MAJOR_MODE_HF_ISO14443A);
7bc95e2e 1894 // connect Demodulated Signal to ADC:
7e758047 1895 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
e30c654b 1896
7e758047 1897 // Signal field is on with the appropriate LED
7bc95e2e 1898 if (fpga_minor_mode == FPGA_HF_ISO14443A_READER_MOD
1899 || fpga_minor_mode == FPGA_HF_ISO14443A_READER_LISTEN) {
1900 LED_D_ON();
1901 } else {
1902 LED_D_OFF();
1903 }
1904 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | fpga_minor_mode);
534983d7 1905
7bc95e2e 1906 // Start the timer
1907 StartCountSspClk();
1908
1909 DemodReset();
1910 UartReset();
1911 NextTransferTime = 2*DELAY_ARM2AIR_AS_READER;
6e49717b 1912 iso14a_set_timeout(1060); // 10ms default
7e758047 1913}
15c4dc5a 1914
ba4f95b4 1915/* Peter Fillmore 2015
1916Added card id field to the function
1917 info from ISO14443A standard
1918b1 = Block Number
1919b2 = RFU (always 1)
1920b3 = depends on block
1921b4 = Card ID following if set to 1
1922b5 = depends on block type
1923b6 = depends on block type
1924b7,b8 = block type.
1925Coding of I-BLOCK:
1926b8 b7 b6 b5 b4 b3 b2 b1
19270 0 0 x x x 1 x
1928b5 = chaining bit
1929Coding of R-block:
1930b8 b7 b6 b5 b4 b3 b2 b1
19311 0 1 x x 0 1 x
1932b5 = ACK/NACK
1933Coding of S-block:
1934b8 b7 b6 b5 b4 b3 b2 b1
19351 1 x x x 0 1 0
1936b5,b6 = 00 - DESELECT
1937 11 - WTX
1938*/
189b8177 1939int iso14_apdu(uint8_t *cmd, uint16_t cmd_len, bool send_chaining, void *data, uint8_t *res) {
6a1f2d82 1940 uint8_t parity[MAX_PARITY_SIZE];
b7d3e899 1941 uint8_t real_cmd[cmd_len + 4];
1942
39cc1c87
OM
1943 if (cmd_len) {
1944 // ISO 14443 APDU frame: PCB [CID] [NAD] APDU CRC PCB=0x02
1945 real_cmd[0] = 0x02; // bnr,nad,cid,chn=0; i-block(0x00)
189b8177 1946 if (send_chaining) {
1947 real_cmd[0] |= 0x10;
1948 }
39cc1c87
OM
1949 // put block number into the PCB
1950 real_cmd[0] |= iso14_pcb_blocknum;
1951 memcpy(real_cmd + 1, cmd, cmd_len);
1952 } else {
1953 // R-block. ACK
1954 real_cmd[0] = 0xA2; // r-block + ACK
1955 real_cmd[0] |= iso14_pcb_blocknum;
1956 }
b7d3e899 1957 AppendCrc14443a(real_cmd, cmd_len + 1);
534983d7 1958
b7d3e899 1959 ReaderTransmit(real_cmd, cmd_len + 3, NULL);
1960
6a1f2d82 1961 size_t len = ReaderReceive(data, parity);
1962 uint8_t *data_bytes = (uint8_t *) data;
b7d3e899 1963
1964 if (!len) {
b0127e65 1965 return 0; //DATA LINK ERROR
b7d3e899 1966 } else{
a63505c9 1967 // S-Block WTX
c719d385 1968 while(len && ((data_bytes[0] & 0xF2) == 0xF2)) {
7c7327e7 1969 uint32_t save_iso14a_timeout = iso14a_get_timeout();
db68bcdb 1970 // temporarily increase timeout
7c7327e7 1971 iso14a_set_timeout(MAX((data_bytes[1] & 0x3f) * save_iso14a_timeout, MAX_ISO14A_TIMEOUT));
a63505c9 1972 // Transmit WTX back
1973 // byte1 - WTXM [1..59]. command FWT=FWT*WTXM
1974 data_bytes[1] = data_bytes[1] & 0x3f; // 2 high bits mandatory set to 0b
1975 // now need to fix CRC.
1976 AppendCrc14443a(data_bytes, len - 2);
1977 // transmit S-Block
1978 ReaderTransmit(data_bytes, len, NULL);
db68bcdb 1979 // retrieve the result again (with increased timeout)
a63505c9 1980 len = ReaderReceive(data, parity);
1981 data_bytes = data;
db68bcdb 1982 // restore timeout
7c7327e7 1983 iso14a_set_timeout(save_iso14a_timeout);
a63505c9 1984 }
1985
1986 // if we received an I- or R(ACK)-Block with a block number equal to the
1987 // current block number, toggle the current block number
b7d3e899 1988 if (len >= 3 // PCB+CRC = 3 bytes
b0127e65 1989 && ((data_bytes[0] & 0xC0) == 0 // I-Block
1990 || (data_bytes[0] & 0xD0) == 0x80) // R-Block with ACK bit set to 0
1991 && (data_bytes[0] & 0x01) == iso14_pcb_blocknum) // equal block numbers
b7d3e899 1992 {
1993 iso14_pcb_blocknum ^= 1;
1994 }
39cc1c87
OM
1995
1996 // if we received I-block with chaining we need to send ACK and receive another block of data
1997 if (res)
1998 *res = data_bytes[0];
b0127e65 1999
b7d3e899 2000 // crc check
39cc1c87 2001 if (len >= 3 && !CheckCrc14443(CRC_14443_A, data_bytes, len)) {
b7d3e899 2002 return -1;
2003 }
2004
2005 }
2006
c719d385
OM
2007 if (len) {
2008 // cut frame byte
2009 len -= 1;
2010 // memmove(data_bytes, data_bytes + 1, len);
2011 for (int i = 0; i < len; i++)
2012 data_bytes[i] = data_bytes[i + 1];
2013 }
2014
534983d7 2015 return len;
2016}
2017
6e49717b 2018
7e758047 2019//-----------------------------------------------------------------------------
2020// Read an ISO 14443a tag. Send out commands and store answers.
2021//
2022//-----------------------------------------------------------------------------
7bc95e2e 2023void ReaderIso14443a(UsbCommand *c)
7e758047 2024{
534983d7 2025 iso14a_command_t param = c->arg[0];
7bc95e2e 2026 uint8_t *cmd = c->d.asBytes;
04bc1c66 2027 size_t len = c->arg[1] & 0xffff;
2028 size_t lenbits = c->arg[1] >> 16;
2029 uint32_t timeout = c->arg[2];
9492e0b0 2030 uint32_t arg0 = 0;
618c220c 2031 byte_t buf[USB_CMD_DATA_SIZE] = {0};
6a1f2d82 2032 uint8_t par[MAX_PARITY_SIZE];
f1a983a3 2033 bool cantSELECT = false;
902cb3c0 2034
eb6e8de4 2035 set_tracing(true);
2036
2037 if(param & ISO14A_CLEAR_TRACE) {
3000dc4e 2038 clear_trace();
5f6d6c90 2039 }
e691fc45 2040
79a73ab2 2041 if(param & ISO14A_REQUEST_TRIGGER) {
de77d4ac 2042 iso14a_set_trigger(true);
9492e0b0 2043 }
15c4dc5a 2044
534983d7 2045 if(param & ISO14A_CONNECT) {
f1a983a3 2046 LED_A_ON();
7bc95e2e 2047 iso14443a_setup(FPGA_HF_ISO14443A_READER_LISTEN);
5f6d6c90 2048 if(!(param & ISO14A_NO_SELECT)) {
2049 iso14a_card_select_t *card = (iso14a_card_select_t*)buf;
c04a4b60 2050 arg0 = iso14443a_select_card(NULL, card, NULL, true, 0, param & ISO14A_NO_RATS);
f1a983a3 2051
2052 // if we cant select then we cant send data
499df908 2053 if (arg0 != 1 && arg0 != 2) {
2054 // 1 - all is OK with ATS, 2 - without ATS
2055 cantSELECT = true;
2056 }
fc52fbd4 2057 FpgaDisableTracing();
f1a983a3 2058 LED_B_ON();
5f6d6c90 2059 cmd_send(CMD_ACK,arg0,card->uidlen,0,buf,sizeof(iso14a_card_select_t));
f1a983a3 2060 LED_B_OFF();
5f6d6c90 2061 }
534983d7 2062 }
e30c654b 2063
534983d7 2064 if(param & ISO14A_SET_TIMEOUT) {
04bc1c66 2065 iso14a_set_timeout(timeout);
534983d7 2066 }
e30c654b 2067
f1a983a3 2068 if(param & ISO14A_APDU && !cantSELECT) {
39cc1c87 2069 uint8_t res;
189b8177 2070 arg0 = iso14_apdu(cmd, len, (param & ISO14A_SEND_CHAINING), buf, &res);
fc52fbd4 2071 FpgaDisableTracing();
f1a983a3 2072 LED_B_ON();
39cc1c87 2073 cmd_send(CMD_ACK, arg0, res, 0, buf, sizeof(buf));
f1a983a3 2074 LED_B_OFF();
534983d7 2075 }
e30c654b 2076
f1a983a3 2077 if(param & ISO14A_RAW && !cantSELECT) {
534983d7 2078 if(param & ISO14A_APPEND_CRC) {
48ece4a7 2079 if(param & ISO14A_TOPAZMODE) {
2080 AppendCrc14443b(cmd,len);
2081 } else {
2082 AppendCrc14443a(cmd,len);
2083 }
534983d7 2084 len += 2;
c7324bef 2085 if (lenbits) lenbits += 16;
15c4dc5a 2086 }
48ece4a7 2087 if(lenbits>0) { // want to send a specific number of bits (e.g. short commands)
2088 if(param & ISO14A_TOPAZMODE) {
2089 int bits_to_send = lenbits;
2090 uint16_t i = 0;
2091 ReaderTransmitBitsPar(&cmd[i++], MIN(bits_to_send, 7), NULL, NULL); // first byte is always short (7bits) and no parity
2092 bits_to_send -= 7;
2093 while (bits_to_send > 0) {
2094 ReaderTransmitBitsPar(&cmd[i++], MIN(bits_to_send, 8), NULL, NULL); // following bytes are 8 bit and no parity
2095 bits_to_send -= 8;
2096 }
2097 } else {
2098 GetParity(cmd, lenbits/8, par);
2099 ReaderTransmitBitsPar(cmd, lenbits, par, NULL); // bytes are 8 bit with odd parity
2100 }
2101 } else { // want to send complete bytes only
2102 if(param & ISO14A_TOPAZMODE) {
2103 uint16_t i = 0;
2104 ReaderTransmitBitsPar(&cmd[i++], 7, NULL, NULL); // first byte: 7 bits, no paritiy
2105 while (i < len) {
2106 ReaderTransmitBitsPar(&cmd[i++], 8, NULL, NULL); // following bytes: 8 bits, no paritiy
2107 }
2108 } else {
2109 ReaderTransmit(cmd,len, NULL); // 8 bits, odd parity
2110 }
5f6d6c90 2111 }
6a1f2d82 2112 arg0 = ReaderReceive(buf, par);
fc52fbd4 2113 FpgaDisableTracing();
f1a983a3 2114
2115 LED_B_ON();
9492e0b0 2116 cmd_send(CMD_ACK,arg0,0,0,buf,sizeof(buf));
f1a983a3 2117 LED_B_OFF();
534983d7 2118 }
15c4dc5a 2119
79a73ab2 2120 if(param & ISO14A_REQUEST_TRIGGER) {
de77d4ac 2121 iso14a_set_trigger(false);
9492e0b0 2122 }
15c4dc5a 2123
79a73ab2 2124 if(param & ISO14A_NO_DISCONNECT) {
534983d7 2125 return;
9492e0b0 2126 }
15c4dc5a 2127
15c4dc5a 2128 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2129 LEDsoff();
15c4dc5a 2130}
b0127e65 2131
1c611bbd 2132
1c611bbd 2133// Determine the distance between two nonces.
2134// Assume that the difference is small, but we don't know which is first.
2135// Therefore try in alternating directions.
6e49717b 2136static int32_t dist_nt(uint32_t nt1, uint32_t nt2) {
1c611bbd 2137
2138 uint16_t i;
2139 uint32_t nttmp1, nttmp2;
e772353f 2140
1c611bbd 2141 if (nt1 == nt2) return 0;
2142
2143 nttmp1 = nt1;
2144 nttmp2 = nt2;
2145
2146 for (i = 1; i < 32768; i++) {
2147 nttmp1 = prng_successor(nttmp1, 1);
2148 if (nttmp1 == nt2) return i;
2149 nttmp2 = prng_successor(nttmp2, 1);
dc8ba239 2150 if (nttmp2 == nt1) return -i;
1c611bbd 2151 }
2152
2153 return(-99999); // either nt1 or nt2 are invalid nonces
e772353f 2154}
2155
e772353f 2156
1c611bbd 2157//-----------------------------------------------------------------------------
2158// Recover several bits of the cypher stream. This implements (first stages of)
2159// the algorithm described in "The Dark Side of Security by Obscurity and
2160// Cloning MiFare Classic Rail and Building Passes, Anywhere, Anytime"
2161// (article by Nicolas T. Courtois, 2009)
2162//-----------------------------------------------------------------------------
2163void ReaderMifare(bool first_try)
2164{
2165 // Mifare AUTH
2166 uint8_t mf_auth[] = { 0x60,0x00,0xf5,0x7b };
2167 uint8_t mf_nr_ar[] = { 0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00 };
2168 static uint8_t mf_nr_ar3;
e772353f 2169
f71f4deb 2170 uint8_t receivedAnswer[MAX_MIFARE_FRAME_SIZE];
2171 uint8_t receivedAnswerPar[MAX_MIFARE_PARITY_SIZE];
7bc95e2e 2172
664e132f 2173 iso14443a_setup(FPGA_HF_ISO14443A_READER_MOD);
09ffd16e 2174
f71f4deb 2175 // free eventually allocated BigBuf memory. We want all for tracing.
2176 BigBuf_free();
2177
3000dc4e 2178 clear_trace();
de77d4ac 2179 set_tracing(true);
e772353f 2180
664e132f 2181 uint8_t nt_diff = 0;
6a1f2d82 2182 uint8_t par[1] = {0}; // maximum 8 Bytes to be sent here, 1 byte parity is therefore enough
664e132f 2183 static uint8_t par_low = 0;
de77d4ac 2184 bool led_on = true;
ca4714cd 2185 uint8_t uid[10] ={0};
1c611bbd 2186 uint32_t cuid;
e772353f 2187
6a1f2d82 2188 uint32_t nt = 0;
2ed270a8 2189 uint32_t previous_nt = 0;
1c611bbd 2190 static uint32_t nt_attacked = 0;
664e132f 2191 uint8_t par_list[8] = {0x00};
2192 uint8_t ks_list[8] = {0x00};
e772353f 2193
dfb387bf 2194 #define PRNG_SEQUENCE_LENGTH (1 << 16);
664e132f 2195 uint32_t sync_time = GetCountSspClk() & 0xfffffff8;
8c6b2298 2196 static int32_t sync_cycles;
1c611bbd 2197 int catch_up_cycles = 0;
2198 int last_catch_up = 0;
8c6b2298 2199 uint16_t elapsed_prng_sequences;
1c611bbd 2200 uint16_t consecutive_resyncs = 0;
2201 int isOK = 0;
e772353f 2202
1c611bbd 2203 if (first_try) {
1c611bbd 2204 mf_nr_ar3 = 0;
664e132f 2205 par[0] = par_low = 0;
dfb387bf 2206 sync_cycles = PRNG_SEQUENCE_LENGTH; // theory: Mifare Classic's random generator repeats every 2^16 cycles (and so do the tag nonces).
1c611bbd 2207 nt_attacked = 0;
1c611bbd 2208 }
2209 else {
2210 // we were unsuccessful on a previous call. Try another READER nonce (first 3 parity bits remain the same)
1c611bbd 2211 mf_nr_ar3++;
2212 mf_nr_ar[3] = mf_nr_ar3;
6a1f2d82 2213 par[0] = par_low;
1c611bbd 2214 }
e30c654b 2215
15c4dc5a 2216 LED_A_ON();
2217 LED_B_OFF();
2218 LED_C_OFF();
1c611bbd 2219
dc8ba239 2220
dfb387bf 2221 #define MAX_UNEXPECTED_RANDOM 4 // maximum number of unexpected (i.e. real) random numbers when trying to sync. Then give up.
8c6b2298 2222 #define MAX_SYNC_TRIES 32
664e132f 2223 #define SYNC_TIME_BUFFER 16 // if there is only SYNC_TIME_BUFFER left before next planned sync, wait for next PRNG cycle
8c6b2298 2224 #define NUM_DEBUG_INFOS 8 // per strategy
2225 #define MAX_STRATEGY 3
dfb387bf 2226 uint16_t unexpected_random = 0;
2227 uint16_t sync_tries = 0;
2228 int16_t debug_info_nr = -1;
8c6b2298 2229 uint16_t strategy = 0;
2230 int32_t debug_info[MAX_STRATEGY][NUM_DEBUG_INFOS];
2231 uint32_t select_time;
2232 uint32_t halt_time;
dc8ba239 2233
de77d4ac 2234 for(uint16_t i = 0; true; i++) {
1c611bbd 2235
dc8ba239 2236 LED_C_ON();
1c611bbd 2237 WDT_HIT();
e30c654b 2238
1c611bbd 2239 // Test if the action was cancelled
2240 if(BUTTON_PRESS()) {
dc8ba239 2241 isOK = -1;
1c611bbd 2242 break;
2243 }
2244
8c6b2298 2245 if (strategy == 2) {
2246 // test with additional hlt command
2247 halt_time = 0;
2248 int len = mifare_sendcmd_short(NULL, false, 0x50, 0x00, receivedAnswer, receivedAnswerPar, &halt_time);
2249 if (len && MF_DBGLEVEL >= 3) {
2250 Dbprintf("Unexpected response of %d bytes to hlt command (additional debugging).", len);
2251 }
2252 }
2253
2254 if (strategy == 3) {
2255 // test with FPGA power off/on
2256 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2257 SpinDelay(200);
2258 iso14443a_setup(FPGA_HF_ISO14443A_READER_MOD);
2259 SpinDelay(100);
2260 }
2261
c04a4b60 2262 if(!iso14443a_select_card(uid, NULL, &cuid, true, 0, true)) {
9492e0b0 2263 if (MF_DBGLEVEL >= 1) Dbprintf("Mifare: Can't select card");
1c611bbd 2264 continue;
2265 }
8c6b2298 2266 select_time = GetCountSspClk();
1c611bbd 2267
8c6b2298 2268 elapsed_prng_sequences = 1;
dfb387bf 2269 if (debug_info_nr == -1) {
2270 sync_time = (sync_time & 0xfffffff8) + sync_cycles + catch_up_cycles;
2271 catch_up_cycles = 0;
1c611bbd 2272
664e132f 2273 // if we missed the sync time already or are about to miss it, advance to the next nonce repeat
2274 while(sync_time < GetCountSspClk() + SYNC_TIME_BUFFER) {
8c6b2298 2275 elapsed_prng_sequences++;
dfb387bf 2276 sync_time = (sync_time & 0xfffffff8) + sync_cycles;
2277 }
e30c654b 2278
dfb387bf 2279 // Transmit MIFARE_CLASSIC_AUTH at synctime. Should result in returning the same tag nonce (== nt_attacked)
2280 ReaderTransmit(mf_auth, sizeof(mf_auth), &sync_time);
2281 } else {
8c6b2298 2282 // collect some information on tag nonces for debugging:
2283 #define DEBUG_FIXED_SYNC_CYCLES PRNG_SEQUENCE_LENGTH
2284 if (strategy == 0) {
2285 // nonce distances at fixed time after card select:
2286 sync_time = select_time + DEBUG_FIXED_SYNC_CYCLES;
2287 } else if (strategy == 1) {
2288 // nonce distances at fixed time between authentications:
2289 sync_time = sync_time + DEBUG_FIXED_SYNC_CYCLES;
2290 } else if (strategy == 2) {
2291 // nonce distances at fixed time after halt:
2292 sync_time = halt_time + DEBUG_FIXED_SYNC_CYCLES;
2293 } else {
2294 // nonce_distances at fixed time after power on
2295 sync_time = DEBUG_FIXED_SYNC_CYCLES;
2296 }
2297 ReaderTransmit(mf_auth, sizeof(mf_auth), &sync_time);
dfb387bf 2298 }
f89c7050 2299
1c611bbd 2300 // Receive the (4 Byte) "random" nonce
6a1f2d82 2301 if (!ReaderReceive(receivedAnswer, receivedAnswerPar)) {
9492e0b0 2302 if (MF_DBGLEVEL >= 1) Dbprintf("Mifare: Couldn't receive tag nonce");
1c611bbd 2303 continue;
2304 }
2305
1c611bbd 2306 previous_nt = nt;
2307 nt = bytes_to_num(receivedAnswer, 4);
2308
2309 // Transmit reader nonce with fake par
9492e0b0 2310 ReaderTransmitPar(mf_nr_ar, sizeof(mf_nr_ar), par, NULL);
1c611bbd 2311
2312 if (first_try && previous_nt && !nt_attacked) { // we didn't calibrate our clock yet
2313 int nt_distance = dist_nt(previous_nt, nt);
2314 if (nt_distance == 0) {
2315 nt_attacked = nt;
dfb387bf 2316 } else {
dc8ba239 2317 if (nt_distance == -99999) { // invalid nonce received
dfb387bf 2318 unexpected_random++;
8c6b2298 2319 if (unexpected_random > MAX_UNEXPECTED_RANDOM) {
dc8ba239 2320 isOK = -3; // Card has an unpredictable PRNG. Give up
2321 break;
2322 } else {
2323 continue; // continue trying...
2324 }
1c611bbd 2325 }
dfb387bf 2326 if (++sync_tries > MAX_SYNC_TRIES) {
8c6b2298 2327 if (strategy > MAX_STRATEGY || MF_DBGLEVEL < 3) {
dfb387bf 2328 isOK = -4; // Card's PRNG runs at an unexpected frequency or resets unexpectedly
2329 break;
2330 } else { // continue for a while, just to collect some debug info
8c6b2298 2331 debug_info[strategy][debug_info_nr] = nt_distance;
2332 debug_info_nr++;
2333 if (debug_info_nr == NUM_DEBUG_INFOS) {
2334 strategy++;
2335 debug_info_nr = 0;
2336 }
dfb387bf 2337 continue;
2338 }
2339 }
8c6b2298 2340 sync_cycles = (sync_cycles - nt_distance/elapsed_prng_sequences);
dfb387bf 2341 if (sync_cycles <= 0) {
2342 sync_cycles += PRNG_SEQUENCE_LENGTH;
2343 }
2344 if (MF_DBGLEVEL >= 3) {
8c6b2298 2345 Dbprintf("calibrating in cycle %d. nt_distance=%d, elapsed_prng_sequences=%d, new sync_cycles: %d\n", i, nt_distance, elapsed_prng_sequences, sync_cycles);
dfb387bf 2346 }
1c611bbd 2347 continue;
2348 }
2349 }
2350
2351 if ((nt != nt_attacked) && nt_attacked) { // we somehow lost sync. Try to catch up again...
2352 catch_up_cycles = -dist_nt(nt_attacked, nt);
2353 if (catch_up_cycles == 99999) { // invalid nonce received. Don't resync on that one.
2354 catch_up_cycles = 0;
2355 continue;
2356 }
8c6b2298 2357 catch_up_cycles /= elapsed_prng_sequences;
1c611bbd 2358 if (catch_up_cycles == last_catch_up) {
2359 consecutive_resyncs++;
2360 }
2361 else {
2362 last_catch_up = catch_up_cycles;
2363 consecutive_resyncs = 0;
2364 }
2365 if (consecutive_resyncs < 3) {
9492e0b0 2366 if (MF_DBGLEVEL >= 3) Dbprintf("Lost sync in cycle %d. nt_distance=%d. Consecutive Resyncs = %d. Trying one time catch up...\n", i, -catch_up_cycles, consecutive_resyncs);
1c611bbd 2367 }
2368 else {
2369 sync_cycles = sync_cycles + catch_up_cycles;
9492e0b0 2370 if (MF_DBGLEVEL >= 3) Dbprintf("Lost sync in cycle %d for the fourth time consecutively (nt_distance = %d). Adjusting sync_cycles to %d.\n", i, -catch_up_cycles, sync_cycles);
8c6b2298 2371 last_catch_up = 0;
2372 catch_up_cycles = 0;
2373 consecutive_resyncs = 0;
1c611bbd 2374 }
2375 continue;
2376 }
2377
2378 consecutive_resyncs = 0;
2379
2380 // Receive answer. This will be a 4 Bit NACK when the 8 parity bits are OK after decoding
8c6b2298 2381 if (ReaderReceive(receivedAnswer, receivedAnswerPar)) {
9492e0b0 2382 catch_up_cycles = 8; // the PRNG is delayed by 8 cycles due to the NAC (4Bits = 0x05 encrypted) transfer
1c611bbd 2383
8c6b2298 2384 if (nt_diff == 0) {
6a1f2d82 2385 par_low = par[0] & 0xE0; // there is no need to check all parities for other nt_diff. Parity Bits for mf_nr_ar[0..2] won't change
1c611bbd 2386 }
2387
2388 led_on = !led_on;
2389 if(led_on) LED_B_ON(); else LED_B_OFF();
2390
6a1f2d82 2391 par_list[nt_diff] = SwapBits(par[0], 8);
1c611bbd 2392 ks_list[nt_diff] = receivedAnswer[0] ^ 0x05;
2393
2394 // Test if the information is complete
2395 if (nt_diff == 0x07) {
2396 isOK = 1;
2397 break;
2398 }
2399
2400 nt_diff = (nt_diff + 1) & 0x07;
2401 mf_nr_ar[3] = (mf_nr_ar[3] & 0x1F) | (nt_diff << 5);
6a1f2d82 2402 par[0] = par_low;
1c611bbd 2403 } else {
2404 if (nt_diff == 0 && first_try)
2405 {
6a1f2d82 2406 par[0]++;
dc8ba239 2407 if (par[0] == 0x00) { // tried all 256 possible parities without success. Card doesn't send NACK.
2408 isOK = -2;
2409 break;
2410 }
1c611bbd 2411 } else {
6a1f2d82 2412 par[0] = ((par[0] & 0x1F) + 1) | par_low;
1c611bbd 2413 }
2414 }
2415 }
2416
1c611bbd 2417
2418 mf_nr_ar[3] &= 0x1F;
dfb387bf 2419
2420 if (isOK == -4) {
2421 if (MF_DBGLEVEL >= 3) {
8c6b2298 2422 for (uint16_t i = 0; i <= MAX_STRATEGY; i++) {
2423 for(uint16_t j = 0; j < NUM_DEBUG_INFOS; j++) {
2424 Dbprintf("collected debug info[%d][%d] = %d", i, j, debug_info[i][j]);
2425 }
dfb387bf 2426 }
2427 }
2428 }
1c611bbd 2429
fc52fbd4 2430 FpgaDisableTracing();
2431
664e132f 2432 uint8_t buf[32];
1c611bbd 2433 memcpy(buf + 0, uid, 4);
2434 num_to_bytes(nt, 4, buf + 4);
2435 memcpy(buf + 8, par_list, 8);
2436 memcpy(buf + 16, ks_list, 8);
664e132f 2437 memcpy(buf + 24, mf_nr_ar, 8);
1c611bbd 2438
664e132f 2439 cmd_send(CMD_ACK, isOK, 0, 0, buf, 32);
1c611bbd 2440
2441 // Thats it...
2442 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2443 LEDsoff();
7bc95e2e 2444
de77d4ac 2445 set_tracing(false);
20f9a2a1 2446}
1c611bbd 2447
d2f487af 2448
b62a5a84
M
2449//-----------------------------------------------------------------------------
2450// MIFARE sniffer.
2451//
2452//-----------------------------------------------------------------------------
5cd9ec01
M
2453void RAMFUNC SniffMifare(uint8_t param) {
2454 // param:
2455 // bit 0 - trigger from first card answer
2456 // bit 1 - trigger from first reader 7-bit request
39864b0b
M
2457
2458 // C(red) A(yellow) B(green)
b62a5a84 2459 LEDsoff();
1523527f 2460 LED_A_ON();
2461
b62a5a84 2462 // init trace buffer
3000dc4e 2463 clear_trace();
de77d4ac 2464 set_tracing(true);
b62a5a84 2465
b62a5a84
M
2466 // The command (reader -> tag) that we're receiving.
2467 // The length of a received command will in most cases be no more than 18 bytes.
2468 // So 32 should be enough!
f71f4deb 2469 uint8_t receivedCmd[MAX_MIFARE_FRAME_SIZE];
2470 uint8_t receivedCmdPar[MAX_MIFARE_PARITY_SIZE];
b62a5a84 2471 // The response (tag -> reader) that we're receiving.
f71f4deb 2472 uint8_t receivedResponse[MAX_MIFARE_FRAME_SIZE];
2473 uint8_t receivedResponsePar[MAX_MIFARE_PARITY_SIZE];
b62a5a84 2474
09ffd16e 2475 iso14443a_setup(FPGA_HF_ISO14443A_SNIFFER);
2476
f71f4deb 2477 // free eventually allocated BigBuf memory
2478 BigBuf_free();
2479 // allocate the DMA buffer, used to stream samples from the FPGA
2480 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
7bc95e2e 2481 uint8_t *data = dmaBuf;
2482 uint8_t previous_data = 0;
5cd9ec01
M
2483 int maxDataLen = 0;
2484 int dataLen = 0;
de77d4ac 2485 bool ReaderIsActive = false;
2486 bool TagIsActive = false;
7bc95e2e 2487
b62a5a84 2488 // Set up the demodulator for tag -> reader responses.
6a1f2d82 2489 DemodInit(receivedResponse, receivedResponsePar);
b62a5a84
M
2490
2491 // Set up the demodulator for the reader -> tag commands
6a1f2d82 2492 UartInit(receivedCmd, receivedCmdPar);
b62a5a84
M
2493
2494 // Setup for the DMA.
7bc95e2e 2495 FpgaSetupSscDma((uint8_t *)dmaBuf, DMA_BUFFER_SIZE); // set transfer address and number of bytes. Start transfer.
b62a5a84 2496
39864b0b
M
2497 // init sniffer
2498 MfSniffInit();
b62a5a84 2499
b62a5a84 2500 // And now we loop, receiving samples.
de77d4ac 2501 for(uint32_t sniffCounter = 0; true; ) {
7bc95e2e 2502
5cd9ec01 2503 if(BUTTON_PRESS()) {
8ec06f5e 2504 DbpString("Canceled by button.");
7bc95e2e 2505 break;
5cd9ec01
M
2506 }
2507
b62a5a84 2508 WDT_HIT();
39864b0b 2509
7bc95e2e 2510 if ((sniffCounter & 0x0000FFFF) == 0) { // from time to time
2511 // check if a transaction is completed (timeout after 2000ms).
2512 // if yes, stop the DMA transfer and send what we have so far to the client
2513 if (MfSniffSend(2000)) {
2514 // Reset everything - we missed some sniffed data anyway while the DMA was stopped
2515 sniffCounter = 0;
2516 data = dmaBuf;
2517 maxDataLen = 0;
de77d4ac 2518 ReaderIsActive = false;
2519 TagIsActive = false;
7bc95e2e 2520 FpgaSetupSscDma((uint8_t *)dmaBuf, DMA_BUFFER_SIZE); // set transfer address and number of bytes. Start transfer.
39864b0b 2521 }
39864b0b 2522 }
7bc95e2e 2523
2524 int register readBufDataP = data - dmaBuf; // number of bytes we have processed so far
2525 int register dmaBufDataP = DMA_BUFFER_SIZE - AT91C_BASE_PDC_SSC->PDC_RCR; // number of bytes already transferred
2526 if (readBufDataP <= dmaBufDataP){ // we are processing the same block of data which is currently being transferred
2527 dataLen = dmaBufDataP - readBufDataP; // number of bytes still to be processed
2528 } else {
2529 dataLen = DMA_BUFFER_SIZE - readBufDataP + dmaBufDataP; // number of bytes still to be processed
5cd9ec01
M
2530 }
2531 // test for length of buffer
7bc95e2e 2532 if(dataLen > maxDataLen) { // we are more behind than ever...
2533 maxDataLen = dataLen;
f71f4deb 2534 if(dataLen > (9 * DMA_BUFFER_SIZE / 10)) {
5cd9ec01 2535 Dbprintf("blew circular buffer! dataLen=0x%x", dataLen);
7bc95e2e 2536 break;
b62a5a84
M
2537 }
2538 }
5cd9ec01 2539 if(dataLen < 1) continue;
b62a5a84 2540
7bc95e2e 2541 // primary buffer was stopped ( <-- we lost data!
5cd9ec01
M
2542 if (!AT91C_BASE_PDC_SSC->PDC_RCR) {
2543 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) dmaBuf;
2544 AT91C_BASE_PDC_SSC->PDC_RCR = DMA_BUFFER_SIZE;
55acbb2a 2545 Dbprintf("RxEmpty ERROR!!! data length:%d", dataLen); // temporary
5cd9ec01
M
2546 }
2547 // secondary buffer sets as primary, secondary buffer was stopped
2548 if (!AT91C_BASE_PDC_SSC->PDC_RNCR) {
2549 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) dmaBuf;
b62a5a84
M
2550 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
2551 }
5cd9ec01 2552
7bc95e2e 2553 if (sniffCounter & 0x01) {
b62a5a84 2554
7bc95e2e 2555 if(!TagIsActive) { // no need to try decoding tag data if the reader is sending
2556 uint8_t readerdata = (previous_data & 0xF0) | (*data >> 4);
2557 if(MillerDecoding(readerdata, (sniffCounter-1)*4)) {
feb328c9 2558
de77d4ac 2559 if (MfSniffLogic(receivedCmd, Uart.len, Uart.parity, Uart.bitCount, true)) break;
b62a5a84 2560
7bc95e2e 2561 /* And ready to receive another command. */
05ddb52c 2562 UartInit(receivedCmd, receivedCmdPar);
7bc95e2e 2563
2564 /* And also reset the demod code */
2565 DemodReset();
2566 }
2567 ReaderIsActive = (Uart.state != STATE_UNSYNCD);
2568 }
2569
2570 if(!ReaderIsActive) { // no need to try decoding tag data if the reader is sending
2571 uint8_t tagdata = (previous_data << 4) | (*data & 0x0F);
2572 if(ManchesterDecoding(tagdata, 0, (sniffCounter-1)*4)) {
b62a5a84 2573
de77d4ac 2574 if (MfSniffLogic(receivedResponse, Demod.len, Demod.parity, Demod.bitCount, false)) break;
39864b0b 2575
7bc95e2e 2576 // And ready to receive another response.
2577 DemodReset();
48ece4a7 2578 // And reset the Miller decoder including its (now outdated) input buffer
2579 UartInit(receivedCmd, receivedCmdPar);
7bc95e2e 2580 }
2581 TagIsActive = (Demod.state != DEMOD_UNSYNCD);
2582 }
b62a5a84
M
2583 }
2584
7bc95e2e 2585 previous_data = *data;
2586 sniffCounter++;
5cd9ec01 2587 data++;
d714d3ef 2588 if(data == dmaBuf + DMA_BUFFER_SIZE) {
5cd9ec01 2589 data = dmaBuf;
b62a5a84 2590 }
7bc95e2e 2591
b62a5a84
M
2592 } // main cycle
2593
1523527f 2594 FpgaDisableSscDma();
2595 LEDsoff();
2596
8ec06f5e 2597 DbpString("COMMAND FINISHED.");
b62a5a84 2598
fc52fbd4 2599 FpgaDisableTracing();
39864b0b
M
2600 MfSniffEnd();
2601
7bc95e2e 2602 Dbprintf("maxDataLen=%x, Uart.state=%x, Uart.len=%x", maxDataLen, Uart.state, Uart.len);
3803d529 2603}
Impressum, Datenschutz