]> cvs.zerfleddert.de Git - proxmark3-svn/blame - armsrc/iclass.c
projects / proxmark3-svn / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'master' of https://github.com/iceman1001/proxmark3
[proxmark3-svn] / armsrc / iclass.c
CommitLineData
cee5a30d 1//-----------------------------------------------------------------------------
2// Gerhard de Koning Gans - May 2008
3// Hagen Fritsch - June 2010
4// Gerhard de Koning Gans - May 2011
1e262141 5// Gerhard de Koning Gans - June 2012 - Added iClass card and reader emulation
cee5a30d 6//
7// This code is licensed to you under the terms of the GNU GPL, version 2 or,
8// at your option, any later version. See the LICENSE.txt file for the text of
9// the license.
10//-----------------------------------------------------------------------------
11// Routines to support iClass.
12//-----------------------------------------------------------------------------
13// Based on ISO14443a implementation. Still in experimental phase.
14// Contribution made during a security research at Radboud University Nijmegen
15//
16// Please feel free to contribute and extend iClass support!!
17//-----------------------------------------------------------------------------
18//
cee5a30d 19// FIX:
20// ====
21// We still have sometimes a demodulation error when snooping iClass communication.
22// The resulting trace of a read-block-03 command may look something like this:
23//
24// + 22279: : 0c 03 e8 01
25//
26// ...with an incorrect answer...
27//
28// + 85: 0: TAG ff! ff! ff! ff! ff! ff! ff! ff! bb 33 bb 00 01! 0e! 04! bb !crc
29//
30// We still left the error signalling bytes in the traces like 0xbb
31//
32// A correct trace should look like this:
33//
34// + 21112: : 0c 03 e8 01
35// + 85: 0: TAG ff ff ff ff ff ff ff ff ea f5
36//
37//-----------------------------------------------------------------------------
38
99cf19d9 39#include "proxmark3.h"
cee5a30d 40#include "apps.h"
41#include "util.h"
42#include "string.h"
7e67e42f 43#include "common.h"
f38a1528 44#include "cmd.h"
1e262141 45// Needed for CRC in emulation mode;
46// same construction as in ISO 14443;
47// different initial value (CRC_ICLASS)
99cf19d9 48#include "iso14443crc.h"
49#include "iso15693tools.h"
b67f7ec3 50#include "protocols.h"
10a8875c 51#include "optimized_cipher.h"
cee5a30d 52
1e262141 53static int timeout = 4096;
cee5a30d 54
cee5a30d 55
1e262141 56static int SendIClassAnswer(uint8_t *resp, int respLen, int delay);
cee5a30d 57
58//-----------------------------------------------------------------------------
59// The software UART that receives commands from the reader, and its state
60// variables.
61//-----------------------------------------------------------------------------
62static struct {
63 enum {
64 STATE_UNSYNCD,
65 STATE_START_OF_COMMUNICATION,
66 STATE_RECEIVING
67 } state;
68 uint16_t shiftReg;
69 int bitCnt;
70 int byteCnt;
71 int byteCntMax;
72 int posCnt;
73 int nOutOfCnt;
74 int OutOfCnt;
75 int syncBit;
1e262141 76 int samples;
cee5a30d 77 int highCnt;
78 int swapper;
79 int counter;
80 int bitBuffer;
81 int dropPosition;
a501c82b 82 uint8_t *output;
cee5a30d 83} Uart;
84
1e262141 85static RAMFUNC int OutOfNDecoding(int bit)
cee5a30d 86{
9f693930 87 //int error = 0;
cee5a30d 88 int bitright;
89
90 if(!Uart.bitBuffer) {
91 Uart.bitBuffer = bit ^ 0xFF0;
92 return FALSE;
93 }
94 else {
95 Uart.bitBuffer <<= 4;
96 Uart.bitBuffer ^= bit;
97 }
98
99 /*if(Uart.swapper) {
100 Uart.output[Uart.byteCnt] = Uart.bitBuffer & 0xFF;
101 Uart.byteCnt++;
102 Uart.swapper = 0;
103 if(Uart.byteCnt > 15) { return TRUE; }
104 }
105 else {
106 Uart.swapper = 1;
107 }*/
108
109 if(Uart.state != STATE_UNSYNCD) {
110 Uart.posCnt++;
111
112 if((Uart.bitBuffer & Uart.syncBit) ^ Uart.syncBit) {
113 bit = 0x00;
114 }
115 else {
116 bit = 0x01;
117 }
118 if(((Uart.bitBuffer << 1) & Uart.syncBit) ^ Uart.syncBit) {
119 bitright = 0x00;
120 }
121 else {
122 bitright = 0x01;
123 }
124 if(bit != bitright) { bit = bitright; }
125
126
127 // So, now we only have to deal with *bit*, lets see...
128 if(Uart.posCnt == 1) {
129 // measurement first half bitperiod
130 if(!bit) {
131 // Drop in first half means that we are either seeing
132 // an SOF or an EOF.
133
134 if(Uart.nOutOfCnt == 1) {
135 // End of Communication
136 Uart.state = STATE_UNSYNCD;
137 Uart.highCnt = 0;
138 if(Uart.byteCnt == 0) {
139 // Its not straightforward to show single EOFs
140 // So just leave it and do not return TRUE
a501c82b 141 Uart.output[0] = 0xf0;
cee5a30d 142 Uart.byteCnt++;
cee5a30d 143 }
144 else {
145 return TRUE;
146 }
147 }
148 else if(Uart.state != STATE_START_OF_COMMUNICATION) {
149 // When not part of SOF or EOF, it is an error
150 Uart.state = STATE_UNSYNCD;
151 Uart.highCnt = 0;
9f693930 152 //error = 4;
cee5a30d 153 }
154 }
155 }
156 else {
157 // measurement second half bitperiod
158 // Count the bitslot we are in... (ISO 15693)
159 Uart.nOutOfCnt++;
160
161 if(!bit) {
162 if(Uart.dropPosition) {
163 if(Uart.state == STATE_START_OF_COMMUNICATION) {
9f693930 164 //error = 1;
cee5a30d 165 }
166 else {
9f693930 167 //error = 7;
cee5a30d 168 }
169 // It is an error if we already have seen a drop in current frame
170 Uart.state = STATE_UNSYNCD;
171 Uart.highCnt = 0;
172 }
173 else {
174 Uart.dropPosition = Uart.nOutOfCnt;
175 }
176 }
177
178 Uart.posCnt = 0;
179
180
181 if(Uart.nOutOfCnt == Uart.OutOfCnt && Uart.OutOfCnt == 4) {
182 Uart.nOutOfCnt = 0;
183
184 if(Uart.state == STATE_START_OF_COMMUNICATION) {
185 if(Uart.dropPosition == 4) {
186 Uart.state = STATE_RECEIVING;
187 Uart.OutOfCnt = 256;
188 }
189 else if(Uart.dropPosition == 3) {
190 Uart.state = STATE_RECEIVING;
191 Uart.OutOfCnt = 4;
192 //Uart.output[Uart.byteCnt] = 0xdd;
193 //Uart.byteCnt++;
194 }
195 else {
196 Uart.state = STATE_UNSYNCD;
197 Uart.highCnt = 0;
198 }
199 Uart.dropPosition = 0;
200 }
201 else {
202 // RECEIVING DATA
203 // 1 out of 4
204 if(!Uart.dropPosition) {
205 Uart.state = STATE_UNSYNCD;
206 Uart.highCnt = 0;
9f693930 207 //error = 9;
cee5a30d 208 }
209 else {
210 Uart.shiftReg >>= 2;
211
212 // Swap bit order
213 Uart.dropPosition--;
214 //if(Uart.dropPosition == 1) { Uart.dropPosition = 2; }
215 //else if(Uart.dropPosition == 2) { Uart.dropPosition = 1; }
216
217 Uart.shiftReg ^= ((Uart.dropPosition & 0x03) << 6);
218 Uart.bitCnt += 2;
219 Uart.dropPosition = 0;
220
221 if(Uart.bitCnt == 8) {
222 Uart.output[Uart.byteCnt] = (Uart.shiftReg & 0xff);
223 Uart.byteCnt++;
cee5a30d 224 Uart.bitCnt = 0;
225 Uart.shiftReg = 0;
226 }
227 }
228 }
229 }
230 else if(Uart.nOutOfCnt == Uart.OutOfCnt) {
231 // RECEIVING DATA
232 // 1 out of 256
233 if(!Uart.dropPosition) {
234 Uart.state = STATE_UNSYNCD;
235 Uart.highCnt = 0;
9f693930 236 //error = 3;
cee5a30d 237 }
238 else {
239 Uart.dropPosition--;
240 Uart.output[Uart.byteCnt] = (Uart.dropPosition & 0xff);
241 Uart.byteCnt++;
cee5a30d 242 Uart.bitCnt = 0;
243 Uart.shiftReg = 0;
244 Uart.nOutOfCnt = 0;
245 Uart.dropPosition = 0;
246 }
247 }
248
249 /*if(error) {
250 Uart.output[Uart.byteCnt] = 0xAA;
251 Uart.byteCnt++;
252 Uart.output[Uart.byteCnt] = error & 0xFF;
253 Uart.byteCnt++;
254 Uart.output[Uart.byteCnt] = 0xAA;
255 Uart.byteCnt++;
256 Uart.output[Uart.byteCnt] = (Uart.bitBuffer >> 8) & 0xFF;
257 Uart.byteCnt++;
258 Uart.output[Uart.byteCnt] = Uart.bitBuffer & 0xFF;
259 Uart.byteCnt++;
260 Uart.output[Uart.byteCnt] = (Uart.syncBit >> 3) & 0xFF;
261 Uart.byteCnt++;
262 Uart.output[Uart.byteCnt] = 0xAA;
263 Uart.byteCnt++;
264 return TRUE;
265 }*/
266 }
267
268 }
269 else {
270 bit = Uart.bitBuffer & 0xf0;
271 bit >>= 4;
272 bit ^= 0x0F; // drops become 1s ;-)
273 if(bit) {
274 // should have been high or at least (4 * 128) / fc
275 // according to ISO this should be at least (9 * 128 + 20) / fc
276 if(Uart.highCnt == 8) {
277 // we went low, so this could be start of communication
278 // it turns out to be safer to choose a less significant
279 // syncbit... so we check whether the neighbour also represents the drop
280 Uart.posCnt = 1; // apparently we are busy with our first half bit period
281 Uart.syncBit = bit & 8;
282 Uart.samples = 3;
283 if(!Uart.syncBit) { Uart.syncBit = bit & 4; Uart.samples = 2; }
284 else if(bit & 4) { Uart.syncBit = bit & 4; Uart.samples = 2; bit <<= 2; }
285 if(!Uart.syncBit) { Uart.syncBit = bit & 2; Uart.samples = 1; }
286 else if(bit & 2) { Uart.syncBit = bit & 2; Uart.samples = 1; bit <<= 1; }
287 if(!Uart.syncBit) { Uart.syncBit = bit & 1; Uart.samples = 0;
288 if(Uart.syncBit && (Uart.bitBuffer & 8)) {
289 Uart.syncBit = 8;
290
291 // the first half bit period is expected in next sample
292 Uart.posCnt = 0;
293 Uart.samples = 3;
294 }
295 }
296 else if(bit & 1) { Uart.syncBit = bit & 1; Uart.samples = 0; }
297
298 Uart.syncBit <<= 4;
299 Uart.state = STATE_START_OF_COMMUNICATION;
300 Uart.bitCnt = 0;
301 Uart.byteCnt = 0;
cee5a30d 302 Uart.nOutOfCnt = 0;
303 Uart.OutOfCnt = 4; // Start at 1/4, could switch to 1/256
304 Uart.dropPosition = 0;
305 Uart.shiftReg = 0;
9f693930 306 //error = 0;
cee5a30d 307 }
308 else {
309 Uart.highCnt = 0;
310 }
311 }
312 else {
313 if(Uart.highCnt < 8) {
314 Uart.highCnt++;
315 }
316 }
317 }
318
319 return FALSE;
320}
321
322//=============================================================================
1e262141 323// Manchester
cee5a30d 324//=============================================================================
325
326static struct {
327 enum {
328 DEMOD_UNSYNCD,
329 DEMOD_START_OF_COMMUNICATION,
330 DEMOD_START_OF_COMMUNICATION2,
331 DEMOD_START_OF_COMMUNICATION3,
332 DEMOD_SOF_COMPLETE,
333 DEMOD_MANCHESTER_D,
334 DEMOD_MANCHESTER_E,
335 DEMOD_END_OF_COMMUNICATION,
336 DEMOD_END_OF_COMMUNICATION2,
337 DEMOD_MANCHESTER_F,
338 DEMOD_ERROR_WAIT
339 } state;
340 int bitCount;
341 int posCount;
342 int syncBit;
cee5a30d 343 uint16_t shiftReg;
344 int buffer;
345 int buffer2;
346 int buffer3;
347 int buff;
348 int samples;
349 int len;
350 enum {
351 SUB_NONE,
352 SUB_FIRST_HALF,
353 SUB_SECOND_HALF,
354 SUB_BOTH
355 } sub;
356 uint8_t *output;
357} Demod;
358
359static RAMFUNC int ManchesterDecoding(int v)
360{
361 int bit;
362 int modulation;
363 int error = 0;
364
365 bit = Demod.buffer;
366 Demod.buffer = Demod.buffer2;
367 Demod.buffer2 = Demod.buffer3;
368 Demod.buffer3 = v;
369
370 if(Demod.buff < 3) {
371 Demod.buff++;
372 return FALSE;
373 }
374
375 if(Demod.state==DEMOD_UNSYNCD) {
376 Demod.output[Demod.len] = 0xfa;
377 Demod.syncBit = 0;
378 //Demod.samples = 0;
379 Demod.posCount = 1; // This is the first half bit period, so after syncing handle the second part
cee5a30d 380
381 if(bit & 0x08) {
382 Demod.syncBit = 0x08;
383 }
384
385 if(bit & 0x04) {
386 if(Demod.syncBit) {
387 bit <<= 4;
388 }
389 Demod.syncBit = 0x04;
390 }
391
392 if(bit & 0x02) {
393 if(Demod.syncBit) {
394 bit <<= 2;
395 }
396 Demod.syncBit = 0x02;
397 }
398
399 if(bit & 0x01 && Demod.syncBit) {
400 Demod.syncBit = 0x01;
401 }
402
403 if(Demod.syncBit) {
404 Demod.len = 0;
405 Demod.state = DEMOD_START_OF_COMMUNICATION;
406 Demod.sub = SUB_FIRST_HALF;
407 Demod.bitCount = 0;
408 Demod.shiftReg = 0;
cee5a30d 409 Demod.samples = 0;
410 if(Demod.posCount) {
411 //if(trigger) LED_A_OFF(); // Not useful in this case...
412 switch(Demod.syncBit) {
413 case 0x08: Demod.samples = 3; break;
414 case 0x04: Demod.samples = 2; break;
415 case 0x02: Demod.samples = 1; break;
416 case 0x01: Demod.samples = 0; break;
417 }
418 // SOF must be long burst... otherwise stay unsynced!!!
419 if(!(Demod.buffer & Demod.syncBit) || !(Demod.buffer2 & Demod.syncBit)) {
420 Demod.state = DEMOD_UNSYNCD;
421 }
422 }
423 else {
424 // SOF must be long burst... otherwise stay unsynced!!!
425 if(!(Demod.buffer2 & Demod.syncBit) || !(Demod.buffer3 & Demod.syncBit)) {
426 Demod.state = DEMOD_UNSYNCD;
427 error = 0x88;
428 }
5cc88edf 429
430 // TODO: use this error value to print? Ask Holiman.
431 // 2016-01-08 iceman
cee5a30d 432 }
433 error = 0;
cee5a30d 434 }
435 }
436 else {
437 modulation = bit & Demod.syncBit;
438 modulation |= ((bit << 1) ^ ((Demod.buffer & 0x08) >> 3)) & Demod.syncBit;
cee5a30d 439
440 Demod.samples += 4;
441
442 if(Demod.posCount==0) {
443 Demod.posCount = 1;
444 if(modulation) {
445 Demod.sub = SUB_FIRST_HALF;
446 }
447 else {
448 Demod.sub = SUB_NONE;
449 }
450 }
451 else {
452 Demod.posCount = 0;
453 /*(modulation && (Demod.sub == SUB_FIRST_HALF)) {
454 if(Demod.state!=DEMOD_ERROR_WAIT) {
455 Demod.state = DEMOD_ERROR_WAIT;
456 Demod.output[Demod.len] = 0xaa;
457 error = 0x01;
458 }
459 }*/
460 //else if(modulation) {
461 if(modulation) {
462 if(Demod.sub == SUB_FIRST_HALF) {
463 Demod.sub = SUB_BOTH;
464 }
465 else {
466 Demod.sub = SUB_SECOND_HALF;
467 }
468 }
469 else if(Demod.sub == SUB_NONE) {
470 if(Demod.state == DEMOD_SOF_COMPLETE) {
471 Demod.output[Demod.len] = 0x0f;
472 Demod.len++;
cee5a30d 473 Demod.state = DEMOD_UNSYNCD;
474// error = 0x0f;
475 return TRUE;
476 }
477 else {
478 Demod.state = DEMOD_ERROR_WAIT;
479 error = 0x33;
480 }
481 /*if(Demod.state!=DEMOD_ERROR_WAIT) {
482 Demod.state = DEMOD_ERROR_WAIT;
483 Demod.output[Demod.len] = 0xaa;
484 error = 0x01;
485 }*/
486 }
487
488 switch(Demod.state) {
489 case DEMOD_START_OF_COMMUNICATION:
490 if(Demod.sub == SUB_BOTH) {
491 //Demod.state = DEMOD_MANCHESTER_D;
492 Demod.state = DEMOD_START_OF_COMMUNICATION2;
493 Demod.posCount = 1;
494 Demod.sub = SUB_NONE;
495 }
496 else {
497 Demod.output[Demod.len] = 0xab;
498 Demod.state = DEMOD_ERROR_WAIT;
499 error = 0xd2;
500 }
501 break;
502 case DEMOD_START_OF_COMMUNICATION2:
503 if(Demod.sub == SUB_SECOND_HALF) {
504 Demod.state = DEMOD_START_OF_COMMUNICATION3;
505 }
506 else {
507 Demod.output[Demod.len] = 0xab;
508 Demod.state = DEMOD_ERROR_WAIT;
509 error = 0xd3;
510 }
511 break;
512 case DEMOD_START_OF_COMMUNICATION3:
513 if(Demod.sub == SUB_SECOND_HALF) {
514// Demod.state = DEMOD_MANCHESTER_D;
515 Demod.state = DEMOD_SOF_COMPLETE;
516 //Demod.output[Demod.len] = Demod.syncBit & 0xFF;
517 //Demod.len++;
518 }
519 else {
520 Demod.output[Demod.len] = 0xab;
521 Demod.state = DEMOD_ERROR_WAIT;
522 error = 0xd4;
523 }
524 break;
525 case DEMOD_SOF_COMPLETE:
526 case DEMOD_MANCHESTER_D:
527 case DEMOD_MANCHESTER_E:
528 // OPPOSITE FROM ISO14443 - 11110000 = 0 (1 in 14443)
529 // 00001111 = 1 (0 in 14443)
530 if(Demod.sub == SUB_SECOND_HALF) { // SUB_FIRST_HALF
531 Demod.bitCount++;
532 Demod.shiftReg = (Demod.shiftReg >> 1) ^ 0x100;
533 Demod.state = DEMOD_MANCHESTER_D;
534 }
535 else if(Demod.sub == SUB_FIRST_HALF) { // SUB_SECOND_HALF
536 Demod.bitCount++;
537 Demod.shiftReg >>= 1;
538 Demod.state = DEMOD_MANCHESTER_E;
539 }
540 else if(Demod.sub == SUB_BOTH) {
541 Demod.state = DEMOD_MANCHESTER_F;
542 }
543 else {
544 Demod.state = DEMOD_ERROR_WAIT;
545 error = 0x55;
546 }
547 break;
548
549 case DEMOD_MANCHESTER_F:
550 // Tag response does not need to be a complete byte!
551 if(Demod.len > 0 || Demod.bitCount > 0) {
552 if(Demod.bitCount > 1) { // was > 0, do not interpret last closing bit, is part of EOF
f5ed4d12 553 Demod.shiftReg >>= (9 - Demod.bitCount); // right align data
cee5a30d 554 Demod.output[Demod.len] = Demod.shiftReg & 0xff;
555 Demod.len++;
cee5a30d 556 }
557
558 Demod.state = DEMOD_UNSYNCD;
559 return TRUE;
560 }
561 else {
562 Demod.output[Demod.len] = 0xad;
563 Demod.state = DEMOD_ERROR_WAIT;
564 error = 0x03;
565 }
566 break;
567
568 case DEMOD_ERROR_WAIT:
569 Demod.state = DEMOD_UNSYNCD;
570 break;
571
572 default:
573 Demod.output[Demod.len] = 0xdd;
574 Demod.state = DEMOD_UNSYNCD;
575 break;
576 }
577
578 /*if(Demod.bitCount>=9) {
579 Demod.output[Demod.len] = Demod.shiftReg & 0xff;
580 Demod.len++;
581
582 Demod.parityBits <<= 1;
583 Demod.parityBits ^= ((Demod.shiftReg >> 8) & 0x01);
584
585 Demod.bitCount = 0;
586 Demod.shiftReg = 0;
587 }*/
588 if(Demod.bitCount>=8) {
589 Demod.shiftReg >>= 1;
590 Demod.output[Demod.len] = (Demod.shiftReg & 0xff);
591 Demod.len++;
cee5a30d 592 Demod.bitCount = 0;
593 Demod.shiftReg = 0;
594 }
595
596 if(error) {
597 Demod.output[Demod.len] = 0xBB;
598 Demod.len++;
599 Demod.output[Demod.len] = error & 0xFF;
600 Demod.len++;
601 Demod.output[Demod.len] = 0xBB;
602 Demod.len++;
603 Demod.output[Demod.len] = bit & 0xFF;
604 Demod.len++;
605 Demod.output[Demod.len] = Demod.buffer & 0xFF;
606 Demod.len++;
607 // Look harder ;-)
608 Demod.output[Demod.len] = Demod.buffer2 & 0xFF;
609 Demod.len++;
610 Demod.output[Demod.len] = Demod.syncBit & 0xFF;
611 Demod.len++;
612 Demod.output[Demod.len] = 0xBB;
613 Demod.len++;
614 return TRUE;
615 }
616
617 }
618
619 } // end (state != UNSYNCED)
620
621 return FALSE;
622}
623
624//=============================================================================
1e262141 625// Finally, a `sniffer' for iClass communication
cee5a30d 626// Both sides of communication!
627//=============================================================================
628
629//-----------------------------------------------------------------------------
630// Record the sequence of commands sent by the reader to the tag, with
631// triggering so that we start recording at the point that the tag is moved
632// near the reader.
633//-----------------------------------------------------------------------------
634void RAMFUNC SnoopIClass(void)
635{
cee5a30d 636 // We won't start recording the frames that we acquire until we trigger;
637 // a good trigger condition to get started is probably when we see a
638 // response from the tag.
9f693930 639 //int triggered = FALSE; // FALSE to wait first for card
cee5a30d 640
641 // The command (reader -> tag) that we're receiving.
642 // The length of a received command will in most cases be no more than 18 bytes.
643 // So 32 should be enough!
f71f4deb 644 #define ICLASS_BUFFER_SIZE 32
645 uint8_t readerToTagCmd[ICLASS_BUFFER_SIZE];
cee5a30d 646 // The response (tag -> reader) that we're receiving.
f71f4deb 647 uint8_t tagToReaderResponse[ICLASS_BUFFER_SIZE];
6a1f2d82 648
7cc204bf 649 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
650
f71f4deb 651 // free all BigBuf memory
652 BigBuf_free();
653 // The DMA buffer, used to stream samples from the FPGA
654 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
655
3000dc4e
MHS		 656 set_tracing(TRUE);
657 clear_trace();
1e262141 658 iso14a_set_trigger(FALSE);
cee5a30d 659
cee5a30d 660 int lastRxCounter;
117d9ec2 661 uint8_t *upTo;
cee5a30d 662 int smpl;
663 int maxBehindBy = 0;
664
665 // Count of samples received so far, so that we can include timing
666 // information in the trace buffer.
667 int samples = 0;
668 rsamples = 0;
669
cee5a30d 670 // Set up the demodulator for tag -> reader responses.
17cba269 671 Demod.output = tagToReaderResponse;
cee5a30d 672 Demod.len = 0;
673 Demod.state = DEMOD_UNSYNCD;
674
675 // Setup for the DMA.
676 FpgaSetupSsc();
677 upTo = dmaBuf;
678 lastRxCounter = DMA_BUFFER_SIZE;
679 FpgaSetupSscDma((uint8_t *)dmaBuf, DMA_BUFFER_SIZE);
680
681 // And the reader -> tag commands
682 memset(&Uart, 0, sizeof(Uart));
17cba269 683 Uart.output = readerToTagCmd;
cee5a30d 684 Uart.byteCntMax = 32; // was 100 (greg)////////////////////////////////////////////////////////////////////////
685 Uart.state = STATE_UNSYNCD;
686
687 // And put the FPGA in the appropriate mode
688 // Signal field is off with the appropriate LED
689 LED_D_OFF();
690 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_SNIFFER);
691 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
692
81012e67 693 uint32_t time_0 = GetCountSspClk();
55eaed8f
MHS		 694 uint32_t time_start = 0;
695 uint32_t time_stop = 0;
81012e67 696
cee5a30d 697 int div = 0;
698 //int div2 = 0;
699 int decbyte = 0;
700 int decbyter = 0;
701
702 // And now we loop, receiving samples.
703 for(;;) {
704 LED_A_ON();
705 WDT_HIT();
4a71da5a 706 int behindBy = (lastRxCounter - AT91C_BASE_PDC_SSC->PDC_RCR) & (DMA_BUFFER_SIZE-1);
707
708 if ( behindBy > maxBehindBy) {
cee5a30d 709 maxBehindBy = behindBy;
4a71da5a 710 if ( behindBy > (9 * DMA_BUFFER_SIZE / 10)) {
cee5a30d 711 Dbprintf("blew circular buffer! behindBy=0x%x", behindBy);
712 goto done;
713 }
714 }
4a71da5a 715 if( behindBy < 1) continue;
cee5a30d 716
4a71da5a 717 LED_A_OFF();
cee5a30d 718 smpl = upTo[0];
719 upTo++;
720 lastRxCounter -= 1;
4a71da5a 721 if (upTo - dmaBuf > DMA_BUFFER_SIZE) {
cee5a30d 722 upTo -= DMA_BUFFER_SIZE;
723 lastRxCounter += DMA_BUFFER_SIZE;
724 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) upTo;
725 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
726 }
727
728 //samples += 4;
4a71da5a 729 samples += 1;
cee5a30d 730
4a71da5a 731 if(smpl & 0xF)
732 decbyte ^= (1 << (3 - div));
733
cee5a30d 734
4a71da5a 735 // FOR READER SIDE COMMUMICATION...
17cba269 736
4a71da5a 737 decbyter <<= 2;
738 decbyter ^= (smpl & 0x30);
cee5a30d 739
4a71da5a 740 ++div;
cee5a30d 741
4a71da5a 742 if (( div + 1) % 2 == 0) {
743 smpl = decbyter;
744 if ( OutOfNDecoding((smpl & 0xF0) >> 4)) {
745 rsamples = samples - Uart.samples;
746 time_stop = (GetCountSspClk()-time_0) << 4;
747 LED_C_ON();
748
749 //if(!LogTrace(Uart.output,Uart.byteCnt, rsamples, Uart.parityBits,TRUE)) break;
750 //if(!LogTrace(NULL, 0, Uart.endTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER, 0, TRUE)) break;
751 if(tracing) {
752 uint8_t parity[MAX_PARITY_SIZE];
753 GetParity(Uart.output, Uart.byteCnt, parity);
754 LogTrace(Uart.output,Uart.byteCnt, time_start, time_stop, parity, TRUE);
755 }
17cba269 756
4a71da5a 757 /* And ready to receive another command. */
758 Uart.state = STATE_UNSYNCD;
759 /* And also reset the demod code, which might have been */
760 /* false-triggered by the commands from the reader. */
761 Demod.state = DEMOD_UNSYNCD;
762 LED_B_OFF();
763 Uart.byteCnt = 0;
764 } else {
765 time_start = (GetCountSspClk()-time_0) << 4;
766 }
767 decbyter = 0;
cee5a30d 768 }
cee5a30d 769
4a71da5a 770 if(div > 3) {
771 smpl = decbyte;
772 if(ManchesterDecoding(smpl & 0x0F)) {
773 time_stop = (GetCountSspClk()-time_0) << 4;
55eaed8f 774
4a71da5a 775 rsamples = samples - Demod.samples;
776 LED_B_ON();
cee5a30d 777
4a71da5a 778 if(tracing) {
779 uint8_t parity[MAX_PARITY_SIZE];
780 GetParity(Demod.output, Demod.len, parity);
781 LogTrace(Demod.output, Demod.len, time_start, time_stop, parity, FALSE);
782 }
17cba269 783
4a71da5a 784 // And ready to receive another response.
785 memset(&Demod, 0, sizeof(Demod));
786 Demod.output = tagToReaderResponse;
787 Demod.state = DEMOD_UNSYNCD;
788 LED_C_OFF();
789 } else {
790 time_start = (GetCountSspClk()-time_0) << 4;
791 }
792
793 div = 0;
794 decbyte = 0x00;
cee5a30d 795 }
cee5a30d 796
4a71da5a 797 if (BUTTON_PRESS()) {
cee5a30d 798 DbpString("cancelled_a");
799 goto done;
800 }
801 }
802
803 DbpString("COMMAND FINISHED");
804
805 Dbprintf("%x %x %x", maxBehindBy, Uart.state, Uart.byteCnt);
3000dc4e 806 Dbprintf("%x %x %x", Uart.byteCntMax, BigBuf_get_traceLen(), (int)Uart.output[0]);
cee5a30d 807
808done:
809 AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS;
810 Dbprintf("%x %x %x", maxBehindBy, Uart.state, Uart.byteCnt);
3000dc4e 811 Dbprintf("%x %x %x", Uart.byteCntMax, BigBuf_get_traceLen(), (int)Uart.output[0]);
4a71da5a 812 LEDsoff();
5ee53a0e 813 set_tracing(FALSE);
1e262141 814}
815
912a3e94 816void rotateCSN(uint8_t* originalCSN, uint8_t* rotatedCSN) {
817 int i;
4a71da5a 818 for(i = 0; i < 8; i++)
912a3e94 819 rotatedCSN[i] = (originalCSN[i] >> 3) | (originalCSN[(i+1)%8] << 5);
1e262141 820}
821
822//-----------------------------------------------------------------------------
823// Wait for commands from reader
824// Stop when button is pressed
825// Or return TRUE when command is captured
826//-----------------------------------------------------------------------------
827static int GetIClassCommandFromReader(uint8_t *received, int *len, int maxLen)
828{
912a3e94 829 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
1e262141 830 // only, since we are receiving, not transmitting).
831 // Signal field is off with the appropriate LED
832 LED_D_OFF();
833 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
834
835 // Now run a `software UART' on the stream of incoming samples.
836 Uart.output = received;
837 Uart.byteCntMax = maxLen;
838 Uart.state = STATE_UNSYNCD;
839
840 for(;;) {
841 WDT_HIT();
842
843 if(BUTTON_PRESS()) return FALSE;
844
845 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
846 AT91C_BASE_SSC->SSC_THR = 0x00;
847 }
848 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
849 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
95e63594 850
1e262141 851 if(OutOfNDecoding(b & 0x0f)) {
852 *len = Uart.byteCnt;
853 return TRUE;
854 }
855 }
856 }
857}
858
645c960f
MHS		 859static uint8_t encode4Bits(const uint8_t b)
860{
861 uint8_t c = b & 0xF;
862 // OTA, the least significant bits first
863 // The columns are
864 // 1 - Bit value to send
865 // 2 - Reversed (big-endian)
866 // 3 - Encoded
867 // 4 - Hex values
868
869 switch(c){
870 // 1 2 3 4
871 case 15: return 0x55; // 1111 -> 1111 -> 01010101 -> 0x55
872 case 14: return 0x95; // 1110 -> 0111 -> 10010101 -> 0x95
873 case 13: return 0x65; // 1101 -> 1011 -> 01100101 -> 0x65
874 case 12: return 0xa5; // 1100 -> 0011 -> 10100101 -> 0xa5
875 case 11: return 0x59; // 1011 -> 1101 -> 01011001 -> 0x59
876 case 10: return 0x99; // 1010 -> 0101 -> 10011001 -> 0x99
877 case 9: return 0x69; // 1001 -> 1001 -> 01101001 -> 0x69
878 case 8: return 0xa9; // 1000 -> 0001 -> 10101001 -> 0xa9
879 case 7: return 0x56; // 0111 -> 1110 -> 01010110 -> 0x56
880 case 6: return 0x96; // 0110 -> 0110 -> 10010110 -> 0x96
881 case 5: return 0x66; // 0101 -> 1010 -> 01100110 -> 0x66
882 case 4: return 0xa6; // 0100 -> 0010 -> 10100110 -> 0xa6
883 case 3: return 0x5a; // 0011 -> 1100 -> 01011010 -> 0x5a
884 case 2: return 0x9a; // 0010 -> 0100 -> 10011010 -> 0x9a
885 case 1: return 0x6a; // 0001 -> 1000 -> 01101010 -> 0x6a
886 default: return 0xaa; // 0000 -> 0000 -> 10101010 -> 0xaa
887
888 }
889}
1e262141 890
891//-----------------------------------------------------------------------------
892// Prepare tag messages
893//-----------------------------------------------------------------------------
894static void CodeIClassTagAnswer(const uint8_t *cmd, int len)
895{
645c960f
MHS		 896
897 /*
898 * SOF comprises 3 parts;
899 * * An unmodulated time of 56.64 us
900 * * 24 pulses of 423.75 KHz (fc/32)
901 * * A logic 1, which starts with an unmodulated time of 18.88us
902 * followed by 8 pulses of 423.75kHz (fc/32)
903 *
904 *
905 * EOF comprises 3 parts:
906 * - A logic 0 (which starts with 8 pulses of fc/32 followed by an unmodulated
907 * time of 18.88us.
908 * - 24 pulses of fc/32
909 * - An unmodulated time of 56.64 us
910 *
911 *
912 * A logic 0 starts with 8 pulses of fc/32
913 * followed by an unmodulated time of 256/fc (~18,88us).
914 *
915 * A logic 0 starts with unmodulated time of 256/fc (~18,88us) followed by
916 * 8 pulses of fc/32 (also 18.88us)
917 *
918 * The mode FPGA_HF_SIMULATOR_MODULATE_424K_8BIT which we use to simulate tag,
919 * works like this.
920 * - A 1-bit input to the FPGA becomes 8 pulses on 423.5kHz (fc/32) (18.88us).
921 * - A 0-bit inptu to the FPGA becomes an unmodulated time of 18.88us
922 *
6b038d19 923 * In this mode the SOF can be written as 00011101 = 0x1D
645c960f
MHS		 924 * The EOF can be written as 10111000 = 0xb8
925 * A logic 1 is 01
926 * A logic 0 is 10
927 *
928 * */
929
1e262141 930 int i;
931
932 ToSendReset();
933
934 // Send SOF
645c960f 935 ToSend[++ToSendMax] = 0x1D;
1e262141 936
937 for(i = 0; i < len; i++) {
1e262141 938 uint8_t b = cmd[i];
645c960f
MHS		 939 ToSend[++ToSendMax] = encode4Bits(b & 0xF); //Least significant half
940 ToSend[++ToSendMax] = encode4Bits((b >>4) & 0xF);//Most significant half
1e262141 941 }
1e262141 942
943 // Send EOF
645c960f 944 ToSend[++ToSendMax] = 0xB8;
81012e67 945 //lastProxToAirDuration = 8*ToSendMax - 3*8 - 3*8;//Not counting zeroes in the beginning or end
1e262141 946 // Convert from last byte pos to length
947 ToSendMax++;
948}
949
950// Only SOF
951static void CodeIClassTagSOF()
952{
81012e67
MHS		 953 //So far a dummy implementation, not used
954 //int lastProxToAirDuration =0;
1e262141 955
81012e67 956 ToSendReset();
1e262141 957 // Send SOF
645c960f 958 ToSend[++ToSendMax] = 0x1D;
81012e67
MHS		 959// lastProxToAirDuration = 8*ToSendMax - 3*8;//Not counting zeroes in the beginning
960
1e262141 961 // Convert from last byte pos to length
962 ToSendMax++;
963}
b67f7ec3
MHS		 964#define MODE_SIM_CSN 0
965#define MODE_EXIT_AFTER_MAC 1
966#define MODE_FULLSIM 2
55eaed8f 967
b67f7ec3 968int doIClassSimulation(int simulationMode, uint8_t *reader_mac_buf);
ff7bb4ef
MHS		 969/**
970 * @brief SimulateIClass simulates an iClass card.
971 * @param arg0 type of simulation
972 * - 0 uses the first 8 bytes in usb data as CSN
973 * - 2 "dismantling iclass"-attack. This mode iterates through all CSN's specified
974 * in the usb data. This mode collects MAC from the reader, in order to do an offline
975 * attack on the keys. For more info, see "dismantling iclass" and proxclone.com.
976 * - Other : Uses the default CSN (031fec8af7ff12e0)
977 * @param arg1 - number of CSN's contained in datain (applicable for mode 2 only)
978 * @param arg2
979 * @param datain
980 */
981void SimulateIClass(uint32_t arg0, uint32_t arg1, uint32_t arg2, uint8_t *datain)
1e262141 982{
ff7bb4ef
MHS		 983 uint32_t simType = arg0;
984 uint32_t numberOfCSNS = arg1;
7cc204bf 985 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
1e262141 986
ff7bb4ef 987 // Enable and clear the trace
3000dc4e
MHS		 988 set_tracing(TRUE);
989 clear_trace();
b67f7ec3
MHS		 990 //Use the emulator memory for SIM
991 uint8_t *emulator = BigBuf_get_EM_addr();
81cd0474 992
ff7bb4ef
MHS		 993 if(simType == 0) {
994 // Use the CSN from commandline
b67f7ec3
MHS		 995 memcpy(emulator, datain, 8);
996 doIClassSimulation(MODE_SIM_CSN,NULL);
ff7bb4ef
MHS		 997 }else if(simType == 1)
998 {
b67f7ec3
MHS		 999 //Default CSN
1000 uint8_t csn_crc[] = { 0x03, 0x1f, 0xec, 0x8a, 0xf7, 0xff, 0x12, 0xe0, 0x00, 0x00 };
1001 // Use the CSN from commandline
1002 memcpy(emulator, csn_crc, 8);
1003 doIClassSimulation(MODE_SIM_CSN,NULL);
ff7bb4ef
MHS		 1004 }
1005 else if(simType == 2)
1006 {
9f6e9d15 1007
7b941c8d 1008 uint8_t mac_responses[USB_CMD_DATA_SIZE] = { 0 };
a501c82b 1009 Dbprintf("Going into attack mode, %d CSNS sent", numberOfCSNS);
ff7bb4ef
MHS		 1010 // In this mode, a number of csns are within datain. We'll simulate each one, one at a time
1011 // in order to collect MAC's from the reader. This can later be used in an offlne-attack
1012 // in order to obtain the keys, as in the "dismantling iclass"-paper.
9f6e9d15
MHS		 1013 int i = 0;
1014 for( ; i < numberOfCSNS && i*8+8 < USB_CMD_DATA_SIZE; i++)
ff7bb4ef
MHS		 1015 {
1016 // The usb data is 512 bytes, fitting 65 8-byte CSNs in there.
1017
b67f7ec3
MHS		 1018 memcpy(emulator, datain+(i*8), 8);
1019 if(doIClassSimulation(MODE_EXIT_AFTER_MAC,mac_responses+i*8))
f83cc126 1020 {
645c960f 1021 cmd_send(CMD_ACK,CMD_SIMULATE_TAG_ICLASS,i,0,mac_responses,i*8);
f83cc126
MHS		 1022 return; // Button pressed
1023 }
ff7bb4ef 1024 }
9f6e9d15
MHS		 1025 cmd_send(CMD_ACK,CMD_SIMULATE_TAG_ICLASS,i,0,mac_responses,i*8);
1026
b67f7ec3
MHS		 1027 }else if(simType == 3){
1028 //This is 'full sim' mode, where we use the emulator storage for data.
1029 doIClassSimulation(MODE_FULLSIM, NULL);
81012e67
MHS		 1030 }
1031 else{
ff7bb4ef
MHS		 1032 // We may want a mode here where we hardcode the csns to use (from proxclone).
1033 // That will speed things up a little, but not required just yet.
1034 Dbprintf("The mode is not implemented, reserved for future use");
1035 }
9f6e9d15 1036 Dbprintf("Done...");
5ee53a0e 1037 set_tracing(FALSE);
ff7bb4ef 1038}
c8387e85
MHS		 1039void AppendCrc(uint8_t* data, int len)
1040{
1041 ComputeCrc14443(CRC_ICLASS,data,len,data+len,data+len+1);
1042}
b67f7ec3 1043
ff7bb4ef
MHS		 1044/**
1045 * @brief Does the actual simulation
1046 * @param csn - csn to use
1047 * @param breakAfterMacReceived if true, returns after reader MAC has been received.
1048 */
b67f7ec3 1049int doIClassSimulation( int simulationMode, uint8_t *reader_mac_buf)
ff7bb4ef 1050{
b67f7ec3
MHS		 1051 // free eventually allocated BigBuf memory
1052 BigBuf_free_keep_EM();
55eaed8f 1053
61fe9073
MHS		 1054 State cipher_state;
1055// State cipher_state_reserve;
b67f7ec3
MHS		 1056 uint8_t *csn = BigBuf_get_EM_addr();
1057 uint8_t *emulator = csn;
1058 uint8_t sof_data[] = { 0x0F} ;
1e262141 1059 // CSN followed by two CRC bytes
b67f7ec3
MHS		 1060 uint8_t anticoll_data[10] = { 0 };
1061 uint8_t csn_data[10] = { 0 };
1062 memcpy(csn_data,csn,sizeof(csn_data));
f83cc126 1063 Dbprintf("Simulating CSN %02x%02x%02x%02x%02x%02x%02x%02x",csn[0],csn[1],csn[2],csn[3],csn[4],csn[5],csn[6],csn[7]);
1e262141 1064
1e262141 1065 // Construct anticollision-CSN
b67f7ec3 1066 rotateCSN(csn_data,anticoll_data);
1e262141 1067
1068 // Compute CRC on both CSNs
b67f7ec3
MHS		 1069 ComputeCrc14443(CRC_ICLASS, anticoll_data, 8, &anticoll_data[8], &anticoll_data[9]);
1070 ComputeCrc14443(CRC_ICLASS, csn_data, 8, &csn_data[8], &csn_data[9]);
1071
61fe9073 1072 uint8_t diversified_key[8] = { 0 };
b67f7ec3
MHS		 1073 // e-Purse
1074 uint8_t card_challenge_data[8] = { 0x00 };
1075 if(simulationMode == MODE_FULLSIM)
1076 {
e5cd4ee4
MHS		 1077 //The diversified key should be stored on block 3
1078 //Get the diversified key from emulator memory
1079 memcpy(diversified_key, emulator+(8*3),8);
1080
b67f7ec3
MHS		 1081 //Card challenge, a.k.a e-purse is on block 2
1082 memcpy(card_challenge_data,emulator + (8 * 2) , 8);
61fe9073 1083 //Precalculate the cipher state, feeding it the CC
e5cd4ee4
MHS		 1084 cipher_state = opt_doTagMAC_1(card_challenge_data,diversified_key);
1085
b67f7ec3 1086 }
1e262141 1087
ff7bb4ef 1088 int exitLoop = 0;
1e262141 1089 // Reader 0a
1090 // Tag 0f
1091 // Reader 0c
1092 // Tag anticoll. CSN
1093 // Reader 81 anticoll. CSN
1094 // Tag CSN
1095
55eaed8f 1096 uint8_t *modulated_response;
b19caaef 1097 int modulated_response_size = 0;
55eaed8f
MHS		 1098 uint8_t* trace_data = NULL;
1099 int trace_data_size = 0;
1e262141 1100
b67f7ec3 1101
645c960f 1102 // Respond SOF -- takes 1 bytes
b67f7ec3
MHS		 1103 uint8_t *resp_sof = BigBuf_malloc(2);
1104 int resp_sof_Len;
1e262141 1105
1106 // Anticollision CSN (rotated CSN)
645c960f 1107 // 22: Takes 2 bytes for SOF/EOF and 10 * 2 = 20 bytes (2 bytes/byte)
b67f7ec3
MHS		 1108 uint8_t *resp_anticoll = BigBuf_malloc(28);
1109 int resp_anticoll_len;
1e262141 1110
1111 // CSN
645c960f 1112 // 22: Takes 2 bytes for SOF/EOF and 10 * 2 = 20 bytes (2 bytes/byte)
b67f7ec3
MHS		 1113 uint8_t *resp_csn = BigBuf_malloc(30);
1114 int resp_csn_len;
1e262141 1115
1116 // e-Purse
b3cc5f29 1117 // 18: Takes 2 bytes for SOF/EOF and 8 * 2 = 16 bytes (2 bytes/bit)
b67f7ec3
MHS		 1118 uint8_t *resp_cc = BigBuf_malloc(20);
1119 int resp_cc_len;
1e262141 1120
f71f4deb 1121 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
1e262141 1122 int len;
1123
1e262141 1124 // Prepare card messages
1125 ToSendMax = 0;
1126
1127 // First card answer: SOF
1128 CodeIClassTagSOF();
b67f7ec3 1129 memcpy(resp_sof, ToSend, ToSendMax); resp_sof_Len = ToSendMax;
1e262141 1130
1131 // Anticollision CSN
b67f7ec3
MHS		 1132 CodeIClassTagAnswer(anticoll_data, sizeof(anticoll_data));
1133 memcpy(resp_anticoll, ToSend, ToSendMax); resp_anticoll_len = ToSendMax;
1e262141 1134
1135 // CSN
b67f7ec3
MHS		 1136 CodeIClassTagAnswer(csn_data, sizeof(csn_data));
1137 memcpy(resp_csn, ToSend, ToSendMax); resp_csn_len = ToSendMax;
1e262141 1138
1139 // e-Purse
b67f7ec3
MHS		 1140 CodeIClassTagAnswer(card_challenge_data, sizeof(card_challenge_data));
1141 memcpy(resp_cc, ToSend, ToSendMax); resp_cc_len = ToSendMax;
1e262141 1142
b19caaef 1143 //This is used for responding to READ-block commands or other data which is dynamically generated
c8387e85
MHS		 1144 //First the 'trace'-data, not encoded for FPGA
1145 uint8_t *data_generic_trace = BigBuf_malloc(8 + 2);//8 bytes data + 2byte CRC is max tag answer
1146 //Then storage for the modulated data
1147 //Each bit is doubled when modulated for FPGA, and we also have SOF and EOF (2 bytes)
1148 uint8_t *data_response = BigBuf_malloc( (8+2) * 2 + 2);
e3dc1e4c
MHS		 1149
1150 // Start from off (no field generated)
fa541aca
MHS		 1151 //FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1152 //SpinDelay(200);
1153 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1154 SpinDelay(100);
1155 StartCountSspClk();
1e262141 1156 // We need to listen to the high-frequency, peak-detected path.
1157 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
1158 FpgaSetupSsc();
1159
1160 // To control where we are in the protocol
1e262141 1161 int cmdsRecvd = 0;
81012e67
MHS		 1162 uint32_t time_0 = GetCountSspClk();
1163 uint32_t t2r_time =0;
1164 uint32_t r2t_time =0;
912a3e94 1165
1e262141 1166 LED_A_ON();
f83cc126 1167 bool buttonPressed = false;
e5cd4ee4 1168 uint8_t response_delay = 1;
ff7bb4ef 1169 while(!exitLoop) {
e5cd4ee4 1170 response_delay = 1;
1e262141 1171 LED_B_OFF();
e3dc1e4c
MHS		 1172 //Signal tracer
1173 // Can be used to get a trigger for an oscilloscope..
1174 LED_C_OFF();
1175
1e262141 1176 if(!GetIClassCommandFromReader(receivedCmd, &len, 100)) {
f83cc126 1177 buttonPressed = true;
1e262141 1178 break;
81cd0474 1179 }
81012e67 1180 r2t_time = GetCountSspClk();
e3dc1e4c
MHS		 1181 //Signal tracer
1182 LED_C_ON();
1e262141 1183
81cd0474 1184 // Okay, look at the command now.
b67f7ec3 1185 if(receivedCmd[0] == ICLASS_CMD_ACTALL ) {
1e262141 1186 // Reader in anticollission phase
b67f7ec3
MHS		 1187 modulated_response = resp_sof; modulated_response_size = resp_sof_Len; //order = 1;
1188 trace_data = sof_data;
1189 trace_data_size = sizeof(sof_data);
1190 } else if(receivedCmd[0] == ICLASS_CMD_READ_OR_IDENTIFY && len == 1) {
1e262141 1191 // Reader asks for anticollission CSN
b67f7ec3
MHS		 1192 modulated_response = resp_anticoll; modulated_response_size = resp_anticoll_len; //order = 2;
1193 trace_data = anticoll_data;
1194 trace_data_size = sizeof(anticoll_data);
1e262141 1195 //DbpString("Reader requests anticollission CSN:");
b67f7ec3 1196 } else if(receivedCmd[0] == ICLASS_CMD_SELECT) {
1e262141 1197 // Reader selects anticollission CSN.
1198 // Tag sends the corresponding real CSN
b67f7ec3
MHS		 1199 modulated_response = resp_csn; modulated_response_size = resp_csn_len; //order = 3;
1200 trace_data = csn_data;
1201 trace_data_size = sizeof(csn_data);
1e262141 1202 //DbpString("Reader selects anticollission CSN:");
b67f7ec3 1203 } else if(receivedCmd[0] == ICLASS_CMD_READCHECK_KD) {
1e262141 1204 // Read e-purse (88 02)
b67f7ec3
MHS		 1205 modulated_response = resp_cc; modulated_response_size = resp_cc_len; //order = 4;
1206 trace_data = card_challenge_data;
1207 trace_data_size = sizeof(card_challenge_data);
1e262141 1208 LED_B_ON();
b67f7ec3 1209 } else if(receivedCmd[0] == ICLASS_CMD_CHECK) {
1e262141 1210 // Reader random and reader MAC!!!
b67f7ec3 1211 if(simulationMode == MODE_FULLSIM)
61fe9073
MHS		 1212 {
1213 //NR, from reader, is in receivedCmd +1
1214 opt_doTagMAC_2(cipher_state,receivedCmd+1,data_generic_trace,diversified_key);
1215
b19caaef 1216 trace_data = data_generic_trace;
b67f7ec3
MHS		 1217 trace_data_size = 4;
1218 CodeIClassTagAnswer(trace_data , trace_data_size);
1219 memcpy(data_response, ToSend, ToSendMax);
1220 modulated_response = data_response;
1221 modulated_response_size = ToSendMax;
e5cd4ee4 1222 response_delay = 0;//We need to hurry here...
10a8875c 1223 //exitLoop = true;
b67f7ec3
MHS		 1224 }else
1225 { //Not fullsim, we don't respond
f38a1528 1226 // We do not know what to answer, so lets keep quiet
b67f7ec3 1227 modulated_response = resp_sof; modulated_response_size = 0;
55eaed8f
MHS		 1228 trace_data = NULL;
1229 trace_data_size = 0;
b67f7ec3 1230 if (simulationMode == MODE_EXIT_AFTER_MAC){
ff7bb4ef 1231 // dbprintf:ing ...
f5ed4d12 1232 Dbprintf("CSN: %02x %02x %02x %02x %02x %02x %02x %02x"
1233 ,csn[0],csn[1],csn[2],csn[3],csn[4],csn[5],csn[6],csn[7]);
ff7bb4ef 1234 Dbprintf("RDR: (len=%02d): %02x %02x %02x %02x %02x %02x %02x %02x %02x",len,
a501c82b 1235 receivedCmd[0], receivedCmd[1], receivedCmd[2],
ff7bb4ef
MHS		 1236 receivedCmd[3], receivedCmd[4], receivedCmd[5],
1237 receivedCmd[6], receivedCmd[7], receivedCmd[8]);
9f6e9d15
MHS		 1238 if (reader_mac_buf != NULL)
1239 {
1240 memcpy(reader_mac_buf,receivedCmd+1,8);
1241 }
ff7bb4ef
MHS		 1242 exitLoop = true;
1243 }
ff7bb4ef 1244 }
b67f7ec3
MHS		 1245
1246 } else if(receivedCmd[0] == ICLASS_CMD_HALT && len == 1) {
1e262141 1247 // Reader ends the session
b67f7ec3 1248 modulated_response = resp_sof; modulated_response_size = 0; //order = 0;
55eaed8f
MHS		 1249 trace_data = NULL;
1250 trace_data_size = 0;
b67f7ec3
MHS		 1251 } else if(simulationMode == MODE_FULLSIM && receivedCmd[0] == ICLASS_CMD_READ_OR_IDENTIFY && len == 4){
1252 //Read block
1253 uint16_t blk = receivedCmd[1];
c8387e85
MHS		 1254 //Take the data...
1255 memcpy(data_generic_trace, emulator+(blk << 3),8);
1256 //Add crc
1257 AppendCrc(data_generic_trace, 8);
1258 trace_data = data_generic_trace;
1259 trace_data_size = 10;
1260 CodeIClassTagAnswer(trace_data , trace_data_size);
1261 memcpy(data_response, ToSend, ToSendMax);
1262 modulated_response = data_response;
1263 modulated_response_size = ToSendMax;
1264 }else if(receivedCmd[0] == ICLASS_CMD_UPDATE && simulationMode == MODE_FULLSIM)
1265 {//Probably the reader wants to update the nonce. Let's just ignore that for now.
1266 // OBS! If this is implemented, don't forget to regenerate the cipher_state
1267 //We're expected to respond with the data+crc, exactly what's already in the receivedcmd
1268 //receivedcmd is now UPDATE 1b | ADDRESS 1b| DATA 8b| Signature 4b or CRC 2b|
1269
1270 //Take the data...
1271 memcpy(data_generic_trace, receivedCmd+2,8);
1272 //Add crc
1273 AppendCrc(data_generic_trace, 8);
1274 trace_data = data_generic_trace;
1275 trace_data_size = 10;
b67f7ec3
MHS		 1276 CodeIClassTagAnswer(trace_data , trace_data_size);
1277 memcpy(data_response, ToSend, ToSendMax);
1278 modulated_response = data_response;
1279 modulated_response_size = ToSendMax;
1280 }
b19caaef
MHS		 1281 else if(receivedCmd[0] == ICLASS_CMD_PAGESEL)
1282 {//Pagesel
1283 //Pagesel enables to select a page in the selected chip memory and return its configuration block
1284 //Chips with a single page will not answer to this command
1285 // It appears we're fine ignoring this.
1286 //Otherwise, we should answer 8bytes (block) + 2bytes CRC
1287 }
b67f7ec3 1288 else {
17cba269 1289 //#db# Unknown command received from reader (len=5): 26 1 0 f6 a 44 44 44 44
1e262141 1290 // Never seen this command before
1291 Dbprintf("Unknown command received from reader (len=%d): %x %x %x %x %x %x %x %x %x",
1292 len,
1293 receivedCmd[0], receivedCmd[1], receivedCmd[2],
1294 receivedCmd[3], receivedCmd[4], receivedCmd[5],
1295 receivedCmd[6], receivedCmd[7], receivedCmd[8]);
1296 // Do not respond
b67f7ec3 1297 modulated_response = resp_sof; modulated_response_size = 0; //order = 0;
55eaed8f
MHS		 1298 trace_data = NULL;
1299 trace_data_size = 0;
1e262141 1300 }
1301
81012e67
MHS		 1302 if(cmdsRecvd > 100) {
1303 //DbpString("100 commands later...");
9f6e9d15 1304 //break;
1e262141 1305 }
1306 else {
1307 cmdsRecvd++;
1308 }
55eaed8f 1309 /**
6b038d19 1310 A legit tag has about 380us delay between reader EOT and tag SOF.
55eaed8f
MHS		 1311 **/
1312 if(modulated_response_size > 0) {
e5cd4ee4 1313 SendIClassAnswer(modulated_response, modulated_response_size, response_delay);
81012e67 1314 t2r_time = GetCountSspClk();
81cd0474 1315 }
f83cc126 1316
81cd0474 1317 if (tracing) {
a501c82b 1318 uint8_t parity[MAX_PARITY_SIZE];
1319 GetParity(receivedCmd, len, parity);
1320 LogTrace(receivedCmd,len, (r2t_time-time_0)<< 4, (r2t_time-time_0) << 4, parity, TRUE);
17cba269 1321
55eaed8f
MHS		 1322 if (trace_data != NULL) {
1323 GetParity(trace_data, trace_data_size, parity);
1324 LogTrace(trace_data, trace_data_size, (t2r_time-time_0) << 4, (t2r_time-time_0) << 4, parity, FALSE);
17cba269 1325 }
81012e67
MHS		 1326 if(!tracing) {
1327 DbpString("Trace full");
1328 //break;
1329 }
1330
81cd0474 1331 }
81cd0474 1332 }
1e262141 1333
4a71da5a 1334 LEDsoff();
1335
f83cc126 1336 if(buttonPressed)
f83cc126 1337 DbpString("Button pressed");
4a71da5a 1338
f83cc126 1339 return buttonPressed;
1e262141 1340}
1341
1342static int SendIClassAnswer(uint8_t *resp, int respLen, int delay)
1343{
e3dc1e4c 1344 int i = 0, d=0;//, u = 0, d = 0;
1e262141 1345 uint8_t b = 0;
e3dc1e4c 1346
645c960f
MHS		 1347 //FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_SIMULATOR|FPGA_HF_SIMULATOR_MODULATE_424K);
1348 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_SIMULATOR|FPGA_HF_SIMULATOR_MODULATE_424K_8BIT);
e3dc1e4c 1349
1e262141 1350 AT91C_BASE_SSC->SSC_THR = 0x00;
1351 FpgaSetupSsc();
e3dc1e4c
MHS		 1352 while(!BUTTON_PRESS()) {
1353 if((AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY)){
1354 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
1e262141 1355 }
e3dc1e4c
MHS		 1356 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)){
1357 b = 0x00;
1e262141 1358 if(d < delay) {
1e262141 1359 d++;
1360 }
e3dc1e4c
MHS		 1361 else {
1362 if( i < respLen){
1363 b = resp[i];
1364 //Hack
1365 //b = 0xAC;
1366 }
1367 i++;
1e262141 1368 }
1369 AT91C_BASE_SSC->SSC_THR = b;
1e262141 1370 }
e3dc1e4c 1371
645c960f
MHS		 1372// if (i > respLen +4) break;
1373 if (i > respLen +1) break;
1e262141 1374 }
1375
1376 return 0;
1377}
1378
1379/// THE READER CODE
1380
1381//-----------------------------------------------------------------------------
1382// Transmit the command (to the tag) that was placed in ToSend[].
1383//-----------------------------------------------------------------------------
1384static void TransmitIClassCommand(const uint8_t *cmd, int len, int *samples, int *wait)
1385{
1386 int c;
1e262141 1387 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
1388 AT91C_BASE_SSC->SSC_THR = 0x00;
1389 FpgaSetupSsc();
1390
1391 if (wait)
f5ed4d12 1392 {
1393 if(*wait < 10) *wait = 10;
2ed270a8 1394
1e262141 1395 for(c = 0; c < *wait;) {
1396 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1397 AT91C_BASE_SSC->SSC_THR = 0x00; // For exact timing!
1398 c++;
1399 }
1400 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1401 volatile uint32_t r = AT91C_BASE_SSC->SSC_RHR;
1402 (void)r;
1403 }
1404 WDT_HIT();
1405 }
1406
f5ed4d12 1407 }
1408
1409
1e262141 1410 uint8_t sendbyte;
1411 bool firstpart = TRUE;
1412 c = 0;
1413 for(;;) {
1414 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1415
1416 // DOUBLE THE SAMPLES!
1417 if(firstpart) {
1418 sendbyte = (cmd[c] & 0xf0) | (cmd[c] >> 4);
1419 }
1420 else {
1421 sendbyte = (cmd[c] & 0x0f) | (cmd[c] << 4);
1422 c++;
1423 }
1424 if(sendbyte == 0xff) {
1425 sendbyte = 0xfe;
1426 }
1427 AT91C_BASE_SSC->SSC_THR = sendbyte;
1428 firstpart = !firstpart;
1429
1430 if(c >= len) {
1431 break;
1432 }
1433 }
1434 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1435 volatile uint32_t r = AT91C_BASE_SSC->SSC_RHR;
1436 (void)r;
1437 }
1438 WDT_HIT();
1439 }
1440 if (samples) *samples = (c + *wait) << 3;
1441}
1442
1443
1444//-----------------------------------------------------------------------------
1445// Prepare iClass reader command to send to FPGA
1446//-----------------------------------------------------------------------------
1447void CodeIClassCommand(const uint8_t * cmd, int len)
1448{
1449 int i, j, k;
1450 uint8_t b;
1451
1452 ToSendReset();
1453
1454 // Start of Communication: 1 out of 4
1455 ToSend[++ToSendMax] = 0xf0;
1456 ToSend[++ToSendMax] = 0x00;
1457 ToSend[++ToSendMax] = 0x0f;
1458 ToSend[++ToSendMax] = 0x00;
1459
1460 // Modulate the bytes
1461 for (i = 0; i < len; i++) {
1462 b = cmd[i];
1463 for(j = 0; j < 4; j++) {
1464 for(k = 0; k < 4; k++) {
e3dc1e4c
MHS		 1465 if(k == (b & 3)) {
1466 ToSend[++ToSendMax] = 0x0f;
1467 }
1468 else {
1469 ToSend[++ToSendMax] = 0x00;
1470 }
1e262141 1471 }
1472 b >>= 2;
1473 }
1474 }
1475
1476 // End of Communication
1477 ToSend[++ToSendMax] = 0x00;
1478 ToSend[++ToSendMax] = 0x00;
1479 ToSend[++ToSendMax] = 0xf0;
1480 ToSend[++ToSendMax] = 0x00;
1481
1482 // Convert from last character reference to length
1483 ToSendMax++;
1484}
1485
1486void ReaderTransmitIClass(uint8_t* frame, int len)
1487{
1488 int wait = 0;
1489 int samples = 0;
1e262141 1490
1491 // This is tied to other size changes
1e262141 1492 CodeIClassCommand(frame,len);
1493
1494 // Select the card
1495 TransmitIClassCommand(ToSend, ToSendMax, &samples, &wait);
1496 if(trigger)
1497 LED_A_ON();
1498
1499 // Store reader command in buffer
6a1f2d82 1500 if (tracing) {
a501c82b 1501 uint8_t par[MAX_PARITY_SIZE];
1502 GetParity(frame, len, par);
1503 LogTrace(frame, len, rsamples, rsamples, par, TRUE);
1504 }
1e262141 1505}
1506
1507//-----------------------------------------------------------------------------
1508// Wait a certain time for tag response
1509// If a response is captured return TRUE
1510// If it takes too long return FALSE
1511//-----------------------------------------------------------------------------
1512static int GetIClassAnswer(uint8_t *receivedResponse, int maxLen, int *samples, int *elapsed) //uint8_t *buffer
1513{
1514 // buffer needs to be 512 bytes
1515 int c;
1516
1517 // Set FPGA mode to "reader listen mode", no modulation (listen
1518 // only, since we are receiving, not transmitting).
1519 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_LISTEN);
1520
1521 // Now get the answer from the card
1522 Demod.output = receivedResponse;
1523 Demod.len = 0;
1524 Demod.state = DEMOD_UNSYNCD;
1525
1526 uint8_t b;
1527 if (elapsed) *elapsed = 0;
1528
1529 bool skip = FALSE;
1530
1531 c = 0;
1532 for(;;) {
1533 WDT_HIT();
1534
95e63594 1535 if(BUTTON_PRESS()) return FALSE;
1e262141 1536
1537 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1538 AT91C_BASE_SSC->SSC_THR = 0x00; // To make use of exact timing of next command from reader!!
1539 if (elapsed) (*elapsed)++;
1540 }
1541 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1542 if(c < timeout) { c++; } else { return FALSE; }
1543 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1544 skip = !skip;
1545 if(skip) continue;
95e63594 1546
1e262141 1547 if(ManchesterDecoding(b & 0x0f)) {
1548 *samples = c << 3;
1549 return TRUE;
1550 }
1551 }
1552 }
1553}
1554
1555int ReaderReceiveIClass(uint8_t* receivedAnswer)
1556{
1557 int samples = 0;
1558 if (!GetIClassAnswer(receivedAnswer,160,&samples,0)) return FALSE;
7bc95e2e 1559 rsamples += samples;
6a1f2d82 1560 if (tracing) {
1561 uint8_t parity[MAX_PARITY_SIZE];
1562 GetParity(receivedAnswer, Demod.len, parity);
1563 LogTrace(receivedAnswer,Demod.len,rsamples,rsamples,parity,FALSE);
a501c82b 1564 }
1e262141 1565 if(samples == 0) return FALSE;
1566 return Demod.len;
1567}
1568
f38a1528 1569void setupIclassReader()
1570{
1571 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
1572 // Reset trace buffer
3000dc4e
MHS		 1573 set_tracing(TRUE);
1574 clear_trace();
f38a1528 1575
1576 // Setup SSC
1577 FpgaSetupSsc();
1578 // Start from off (no field generated)
1579 // Signal field is off with the appropriate LED
1580 LED_D_OFF();
1581 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1582 SpinDelay(200);
1583
1584 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
1585
1586 // Now give it time to spin up.
1587 // Signal field is on with the appropriate LED
1588 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
1589 SpinDelay(200);
1590 LED_A_ON();
1591
1592}
1593
e98572a1 1594bool sendCmdGetResponseWithRetries(uint8_t* command, size_t cmdsize, uint8_t* resp, uint8_t expected_size, uint8_t retries)
d3a22c7d 1595{
1596 while(retries-- > 0)
1597 {
1598 ReaderTransmitIClass(command, cmdsize);
1599 if(expected_size == ReaderReceiveIClass(resp)){
e98572a1 1600 return true;
d3a22c7d 1601 }
1602 }
e98572a1 1603 return false;//Error
d3a22c7d 1604}
1605
1606/**
1607 * @brief Talks to an iclass tag, sends the commands to get CSN and CC.
1608 * @param card_data where the CSN and CC are stored for return
1609 * @return 0 = fail
1610 * 1 = Got CSN
1611 * 2 = Got CSN and CC
1612 */
e98572a1 1613uint8_t handshakeIclassTag_ext(uint8_t *card_data, bool use_credit_key)
d3a22c7d 1614{
1615 static uint8_t act_all[] = { 0x0a };
e98572a1 1616 //static uint8_t identify[] = { 0x0c };
1617 static uint8_t identify[] = { 0x0c, 0x00, 0x73, 0x33 };
d3a22c7d 1618 static uint8_t select[] = { 0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
e98572a1 1619 static uint8_t readcheck_cc[]= { 0x88, 0x02 };
1620 if (use_credit_key)
1621 readcheck_cc[0] = 0x18;
1622 else
1623 readcheck_cc[0] = 0x88;
caaf9618 1624
f71f4deb 1625 uint8_t resp[ICLASS_BUFFER_SIZE];
d3a22c7d 1626
1627 uint8_t read_status = 0;
1628
1629 // Send act_all
1630 ReaderTransmitIClass(act_all, 1);
1631 // Card present?
1632 if(!ReaderReceiveIClass(resp)) return read_status;//Fail
1633 //Send Identify
1634 ReaderTransmitIClass(identify, 1);
1635 //We expect a 10-byte response here, 8 byte anticollision-CSN and 2 byte CRC
1636 uint8_t len = ReaderReceiveIClass(resp);
1637 if(len != 10) return read_status;//Fail
1638
1639 //Copy the Anti-collision CSN to our select-packet
1640 memcpy(&select[1],resp,8);
1641 //Select the card
1642 ReaderTransmitIClass(select, sizeof(select));
1643 //We expect a 10-byte response here, 8 byte CSN and 2 byte CRC
1644 len = ReaderReceiveIClass(resp);
1645 if(len != 10) return read_status;//Fail
1646
1647 //Success - level 1, we got CSN
1648 //Save CSN in response data
1649 memcpy(card_data,resp,8);
1650
1651 //Flag that we got to at least stage 1, read CSN
1652 read_status = 1;
1653
1654 // Card selected, now read e-purse (cc)
1655 ReaderTransmitIClass(readcheck_cc, sizeof(readcheck_cc));
1656 if(ReaderReceiveIClass(resp) == 8) {
1657 //Save CC (e-purse) in response data
1658 memcpy(card_data+8,resp,8);
caaf9618 1659 read_status++;
d3a22c7d 1660 }
1661
1662 return read_status;
1663}
e98572a1 1664uint8_t handshakeIclassTag(uint8_t *card_data){
1665 return handshakeIclassTag_ext(card_data, false);
1666}
d3a22c7d 1667
caaf9618 1668
1e262141 1669// Reader iClass Anticollission
1670void ReaderIClass(uint8_t arg0) {
f38a1528 1671
83602aff
MHS		 1672 uint8_t card_data[6 * 8]={0};
1673 memset(card_data, 0xFF, sizeof(card_data));
f38a1528 1674 uint8_t last_csn[8]={0};
6a1f2d82 1675
caaf9618
MHS		 1676 //Read conf block CRC(0x01) => 0xfa 0x22
1677 uint8_t readConf[] = { ICLASS_CMD_READ_OR_IDENTIFY,0x01, 0xfa, 0x22};
1678 //Read conf block CRC(0x05) => 0xde 0x64
1679 uint8_t readAA[] = { ICLASS_CMD_READ_OR_IDENTIFY,0x05, 0xde, 0x64};
1680
1681
f38a1528 1682 int read_status= 0;
caaf9618 1683 uint8_t result_status = 0;
f38a1528 1684 bool abort_after_read = arg0 & FLAG_ICLASS_READER_ONLY_ONCE;
8949bb5d 1685 bool try_once = arg0 & FLAG_ICLASS_READER_ONE_TRY;
e98572a1 1686 bool use_credit_key = false;
1687 if (arg0 & FLAG_ICLASS_READER_CEDITKEY)
1688 use_credit_key = true;
3000dc4e 1689 set_tracing(TRUE);
f38a1528 1690 setupIclassReader();
1691
8949bb5d 1692 uint16_t tryCnt=0;
f38a1528 1693 while(!BUTTON_PRESS())
1694 {
8949bb5d 1695 if (try_once && tryCnt > 5) break;
1696 tryCnt++;
3000dc4e 1697 if(!tracing) {
d3a22c7d 1698 DbpString("Trace full");
1699 break;
1700 }
c8dd9b09 1701 WDT_HIT();
f38a1528 1702
e98572a1 1703 read_status = handshakeIclassTag_ext(card_data, use_credit_key);
d3a22c7d 1704
1705 if(read_status == 0) continue;
caaf9618
MHS		 1706 if(read_status == 1) result_status = FLAG_ICLASS_READER_CSN;
1707 if(read_status == 2) result_status = FLAG_ICLASS_READER_CSN|FLAG_ICLASS_READER_CC;
1708
1709 // handshakeIclass returns CSN|CC, but the actual block
1710 // layout is CSN|CONFIG|CC, so here we reorder the data,
1711 // moving CC forward 8 bytes
1712 memcpy(card_data+16,card_data+8, 8);
1713 //Read block 1, config
1714 if(arg0 & FLAG_ICLASS_READER_CONF)
1715 {
1716 if(sendCmdGetResponseWithRetries(readConf, sizeof(readConf),card_data+8, 10, 10))
caaf9618
MHS		 1717 {
1718 result_status |= FLAG_ICLASS_READER_CONF;
e98572a1 1719 } else {
1720 Dbprintf("Failed to dump config block");
caaf9618
MHS		 1721 }
1722 }
f38a1528 1723
caaf9618
MHS		 1724 //Read block 5, AA
1725 if(arg0 & FLAG_ICLASS_READER_AA){
1726 if(sendCmdGetResponseWithRetries(readAA, sizeof(readAA),card_data+(8*4), 10, 10))
1727 {
caaf9618 1728 result_status |= FLAG_ICLASS_READER_AA;
e98572a1 1729 } else {
1730 //Dbprintf("Failed to dump AA block");
caaf9618
MHS		 1731 }
1732 }
1733
1734 // 0 : CSN
b67f7ec3 1735 // 1 : Configuration
caaf9618
MHS		 1736 // 2 : e-purse
1737 // (3,4 write-only, kc and kd)
b67f7ec3
MHS		 1738 // 5 Application issuer area
1739 //
1740 //Then we can 'ship' back the 8 * 5 bytes of data,
1741 // with 0xFF:s in block 3 and 4.
1742
f38a1528 1743 LED_B_ON();
1744 //Send back to client, but don't bother if we already sent this
1745 if(memcmp(last_csn, card_data, 8) != 0)
d3a22c7d 1746 {
caaf9618
MHS		 1747 // If caller requires that we get CC, continue until we got it
1748 if( (arg0 & read_status & FLAG_ICLASS_READER_CC) || !(arg0 & FLAG_ICLASS_READER_CC))
d3a22c7d 1749 {
caaf9618 1750 cmd_send(CMD_ACK,result_status,0,0,card_data,sizeof(card_data));
d3a22c7d 1751 if(abort_after_read) {
1752 LED_A_OFF();
5ee53a0e 1753 set_tracing(FALSE);
d3a22c7d 1754 return;
1755 }
5ee53a0e 1756 //Save that we already sent this....
1757 memcpy(last_csn, card_data, 8);
d3a22c7d 1758 }
d3a22c7d 1759 }
c8dd9b09 1760 LED_B_OFF();
f38a1528 1761 }
d3a22c7d 1762 cmd_send(CMD_ACK,0,0,0,card_data, 0);
aa41c605 1763 LED_A_OFF();
5ee53a0e 1764 set_tracing(FALSE);
f38a1528 1765}
1766
1767void ReaderIClass_Replay(uint8_t arg0, uint8_t *MAC) {
d3a22c7d 1768
14edfd09 1769 uint8_t card_data[USB_CMD_DATA_SIZE]={0};
d3a22c7d 1770 uint16_t block_crc_LUT[255] = {0};
1771
1772 {//Generate a lookup table for block crc
1773 for(int block = 0; block < 255; block++){
1774 char bl = block;
1775 block_crc_LUT[block] = iclass_crc16(&bl ,1);
1776 }
1777 }
1778 //Dbprintf("Lookup table: %02x %02x %02x" ,block_crc_LUT[0],block_crc_LUT[1],block_crc_LUT[2]);
1779
f38a1528 1780 uint8_t check[] = { 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1781 uint8_t read[] = { 0x0c, 0x00, 0x00, 0x00 };
1782
fecd8202 1783 uint16_t crc = 0;
f38a1528 1784 uint8_t cardsize=0;
f38a1528 1785 uint8_t mem=0;
1786
1787 static struct memory_t{
1788 int k16;
1789 int book;
1790 int k2;
1791 int lockauth;
1792 int keyaccess;
1793 } memory;
1794
f71f4deb 1795 uint8_t resp[ICLASS_BUFFER_SIZE];
6a1f2d82 1796
f38a1528 1797 setupIclassReader();
3000dc4e 1798 set_tracing(TRUE);
f38a1528 1799
d3a22c7d 1800 while(!BUTTON_PRESS()) {
1801
1802 WDT_HIT();
39d3ce5d 1803
3000dc4e 1804 if(!tracing) {
f38a1528 1805 DbpString("Trace full");
1806 break;
1807 }
1808
d3a22c7d 1809 uint8_t read_status = handshakeIclassTag(card_data);
1810 if(read_status < 2) continue;
1811
5ee53a0e 1812 //for now replay captured auth (as cc not updated)
1813 memcpy(check+5,MAC,4);
d3a22c7d 1814
e98572a1 1815 if(!sendCmdGetResponseWithRetries(check, sizeof(check),resp, 4, 5))
d3a22c7d 1816 {
5ee53a0e 1817 Dbprintf("Error: Authentication Fail!");
d3a22c7d 1818 continue;
5ee53a0e 1819 }
d3a22c7d 1820
1821 //first get configuration block (block 1)
1822 crc = block_crc_LUT[1];
5ee53a0e 1823 read[1]=1;
1824 read[2] = crc >> 8;
1825 read[3] = crc & 0xff;
d3a22c7d 1826
e98572a1 1827 if(!sendCmdGetResponseWithRetries(read, sizeof(read),resp, 10, 10))
d3a22c7d 1828 {
1829 Dbprintf("Dump config (block 1) failed");
1830 continue;
1831 }
1832
5ee53a0e 1833 mem=resp[5];
1834 memory.k16= (mem & 0x80);
1835 memory.book= (mem & 0x20);
1836 memory.k2= (mem & 0x8);
1837 memory.lockauth= (mem & 0x2);
1838 memory.keyaccess= (mem & 0x1);
f38a1528 1839
d3a22c7d 1840 cardsize = memory.k16 ? 255 : 32;
1841 WDT_HIT();
14edfd09 1842 //Set card_data to all zeroes, we'll fill it with data
1843 memset(card_data,0x0,USB_CMD_DATA_SIZE);
1844 uint8_t failedRead =0;
428d6221 1845 uint32_t stored_data_length =0;
f38a1528 1846 //then loop around remaining blocks
d3a22c7d 1847 for(int block=0; block < cardsize; block++){
1848
1849 read[1]= block;
1850 crc = block_crc_LUT[block];
5ee53a0e 1851 read[2] = crc >> 8;
1852 read[3] = crc & 0xff;
d3a22c7d 1853
e98572a1 1854 if(sendCmdGetResponseWithRetries(read, sizeof(read), resp, 10, 10))
d3a22c7d 1855 {
5ee53a0e 1856 Dbprintf(" %02x: %02x %02x %02x %02x %02x %02x %02x %02x",
1857 block, resp[0], resp[1], resp[2],
1858 resp[3], resp[4], resp[5],
1859 resp[6], resp[7]);
d3a22c7d 1860
14edfd09 1861 //Fill up the buffer
1862 memcpy(card_data+stored_data_length,resp,8);
1863 stored_data_length += 8;
14edfd09 1864 if(stored_data_length +8 > USB_CMD_DATA_SIZE)
1865 {//Time to send this off and start afresh
1866 cmd_send(CMD_ACK,
1867 stored_data_length,//data length
1868 failedRead,//Failed blocks?
1869 0,//Not used ATM
1870 card_data, stored_data_length);
1871 //reset
1872 stored_data_length = 0;
1873 failedRead = 0;
1874 }
5ee53a0e 1875 } else {
14edfd09 1876 failedRead = 1;
1877 stored_data_length +=8;//Otherwise, data becomes misaligned
d3a22c7d 1878 Dbprintf("Failed to dump block %d", block);
f38a1528 1879 }
1880 }
428d6221 1881
14edfd09 1882 //Send off any remaining data
1883 if(stored_data_length > 0)
1884 {
1885 cmd_send(CMD_ACK,
1886 stored_data_length,//data length
1887 failedRead,//Failed blocks?
1888 0,//Not used ATM
1889 card_data, stored_data_length);
1890 }
d3a22c7d 1891 //If we got here, let's break
1892 break;
f38a1528 1893 }
14edfd09 1894 //Signal end of transmission
1895 cmd_send(CMD_ACK,
1896 0,//data length
1897 0,//Failed blocks?
1898 0,//Not used ATM
1899 card_data, 0);
1900
f38a1528 1901 LED_A_OFF();
5ee53a0e 1902 set_tracing(FALSE);
f38a1528 1903}
1904
e98572a1 1905void iClass_ReadCheck(uint8_t blockNo, uint8_t keyType) {
1906 uint8_t readcheck[] = { keyType, blockNo };
1907 uint8_t resp[] = {0,0,0,0,0,0,0,0};
1908 size_t isOK = 0;
1909 isOK = sendCmdGetResponseWithRetries(readcheck, sizeof(readcheck), resp, sizeof(resp), 6);
1910 cmd_send(CMD_ACK,isOK,0,0,0,0);
1911}
1e262141 1912
e98572a1 1913void iClass_Authentication(uint8_t *MAC) {
1914 uint8_t check[] = { ICLASS_CMD_CHECK, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1915 uint8_t resp[ICLASS_BUFFER_SIZE];
1916 memcpy(check+5,MAC,4);
1917 bool isOK;
1918 isOK = sendCmdGetResponseWithRetries(check, sizeof(check), resp, 4, 6);
1919 cmd_send(CMD_ACK,isOK,0,0,0,0);
1920}
1921bool iClass_ReadBlock(uint8_t blockNo, uint8_t *readdata) {
1922 uint8_t readcmd[] = {ICLASS_CMD_READ_OR_IDENTIFY, blockNo, 0x00, 0x00}; //0x88, 0x00 // can i use 0C?
1923 char bl = blockNo;
1924 uint16_t rdCrc = iclass_crc16(&bl, 1);
1925 readcmd[2] = rdCrc >> 8;
1926 readcmd[3] = rdCrc & 0xff;
1927 uint8_t resp[] = {0,0,0,0,0,0,0,0,0,0};
1928 bool isOK = false;
1929
1930 //readcmd[1] = blockNo;
1931 isOK = sendCmdGetResponseWithRetries(readcmd, sizeof(readcmd), resp, 10, 10);
1932 memcpy(readdata, resp, sizeof(resp));
1933
1934 return isOK;
1935}
1e262141 1936
e98572a1 1937void iClass_ReadBlk(uint8_t blockno) {
1938 uint8_t readblockdata[] = {0,0,0,0,0,0,0,0,0,0};
1939 bool isOK = false;
1940 isOK = iClass_ReadBlock(blockno, readblockdata);
1941 cmd_send(CMD_ACK, isOK, 0, 0, readblockdata, 8);
1942}
1e262141 1943
e98572a1 1944void iClass_Dump(uint8_t blockno, uint8_t numblks) {
1945 uint8_t readblockdata[] = {0,0,0,0,0,0,0,0,0,0};
1946 bool isOK = false;
1947 uint8_t blkCnt = 0;
1e262141 1948
e98572a1 1949 BigBuf_free();
1950 uint8_t *dataout = BigBuf_malloc(255*8);
1951 if (dataout == NULL){
1952 Dbprintf("out of memory");
1953 OnError(1);
1954 return;
1955 }
1956 memset(dataout,0xFF,255*8);
1957
1958 for (;blkCnt < numblks; blkCnt++) {
1959 isOK = iClass_ReadBlock(blockno+blkCnt, readblockdata);
1960 if (!isOK || (readblockdata[0] == 0xBB || readblockdata[7] == 0xBB || readblockdata[2] == 0xBB)) { //try again
1961 isOK = iClass_ReadBlock(blockno+blkCnt, readblockdata);
1962 if (!isOK) {
1963 Dbprintf("Block %02X failed to read", blkCnt+blockno);
4ab4336a 1964 break;
1965 }
e98572a1 1966 }
1967 memcpy(dataout+(blkCnt*8),readblockdata,8);
1968 }
1969 //return pointer to dump memory in arg3
1970 cmd_send(CMD_ACK,isOK,blkCnt,BigBuf_max_traceLen(),0,0);
1971 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1972 LEDsoff();
1973 BigBuf_free();
1974}
1975
1976bool iClass_WriteBlock_ext(uint8_t blockNo, uint8_t *data) {
1977 uint8_t write[] = { ICLASS_CMD_UPDATE, blockNo, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1978 //uint8_t readblockdata[10];
1979 //write[1] = blockNo;
1980 memcpy(write+2, data, 12); // data + mac
1981 uint8_t resp[] = {0,0,0,0,0,0,0,0,0,0};
1982 bool isOK;
1983 isOK = sendCmdGetResponseWithRetries(write,sizeof(write),resp,sizeof(resp),10);
1984 if (isOK) {
1985 //Dbprintf("WriteResp: %02X%02X%02X%02X%02X%02X%02X%02X%02X%02X",resp[0],resp[1],resp[2],resp[3],resp[4],resp[5],resp[6],resp[7],resp[8],resp[9]);
1986 if (memcmp(write+2,resp,8)) {
1987 //error try again
1988 isOK = sendCmdGetResponseWithRetries(write,sizeof(write),resp,sizeof(resp),10);
1989 }
1990 }
1991 return isOK;
1992}
1993
1994void iClass_WriteBlock(uint8_t blockNo, uint8_t *data) {
1995 bool isOK = iClass_WriteBlock_ext(blockNo, data);
1996 if (isOK){
1997 Dbprintf("Write block [%02x] successful",blockNo);
f38a1528 1998 }else {
e98572a1 1999 Dbprintf("Write block [%02x] failed",blockNo);
2000 }
2001 cmd_send(CMD_ACK,isOK,0,0,0,0);
2002}
f38a1528 2003
e98572a1 2004void iClass_Clone(uint8_t startblock, uint8_t endblock, uint8_t *data) {
2005 int i;
2006 int written = 0;
2007 int total_block = (endblock - startblock) + 1;
2008 for (i = 0; i < total_block;i++){
2009 // block number
2010 if (iClass_WriteBlock_ext(i+startblock, data+(i*12))){
2011 Dbprintf("Write block [%02x] successful",i + startblock);
2012 written++;
2013 } else {
2014 if (iClass_WriteBlock_ext(i+startblock, data+(i*12))){
2015 Dbprintf("Write block [%02x] successful",i + startblock);
2016 written++;
2017 } else {
2018 Dbprintf("Write block [%02x] failed",i + startblock);
2019 }
1e262141 2020 }
1e262141 2021 }
e98572a1 2022 if (written == total_block)
2023 Dbprintf("Clone complete");
2024 else
2025 Dbprintf("Clone incomplete");
2026
2027 cmd_send(CMD_ACK,1,0,0,0,0);
2028 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2029 LEDsoff();
2030}
Proxmark3 GIT tracking
Impressum, Datenschutz