]> cvs.zerfleddert.de Git - proxmark3-svn/blame - armsrc/fpgaloader.c
Merge pull request #969 from pwpiwi/gcc10_fixes
[proxmark3-svn] / armsrc / fpgaloader.c
CommitLineData
15c4dc5a 1//-----------------------------------------------------------------------------
bd20f8f4 2// Jonathan Westhues, April 2006
62638f87 3// iZsh <izsh at fail0verflow.com>, 2014
bd20f8f4 4//
5// This code is licensed to you under the terms of the GNU GPL, version 2 or,
6// at your option, any later version. See the LICENSE.txt file for the text of
7// the license.
8//-----------------------------------------------------------------------------
15c4dc5a 9// Routines to load the FPGA image, and then to configure the FPGA's major
10// mode once it is configured.
15c4dc5a 11//-----------------------------------------------------------------------------
add4d470 12
472345da 13#include "fpgaloader.h"
14
add4d470 15#include <stdint.h>
16#include <stddef.h>
17#include <stdbool.h>
472345da 18#include "apps.h"
19#include "fpga.h"
e30c654b 20#include "proxmark3.h"
f7e3ed82 21#include "util.h"
9ab7a6c7 22#include "string.h"
add4d470 23#include "BigBuf.h"
24#include "zlib.h"
25
e6153040 26// remember which version of the bitstream we have already downloaded to the FPGA
472345da 27static int downloaded_bitstream = 0;
e6153040 28
29// this is where the bitstreams are located in memory:
fb228974 30extern uint8_t _binary_obj_fpga_all_bit_z_start, _binary_obj_fpga_all_bit_z_end;
31
e6153040 32static uint8_t *fpga_image_ptr = NULL;
fb228974 33static uint32_t uncompressed_bytes_cnt;
e6153040 34
7a537397 35#define OUTPUT_BUFFER_LEN 80
e6153040 36
15c4dc5a 37//-----------------------------------------------------------------------------
38// Set up the Serial Peripheral Interface as master
39// Used to write the FPGA config word
40// May also be used to write to other SPI attached devices like an LCD
41//-----------------------------------------------------------------------------
42void SetupSpi(int mode)
43{
44 // PA10 -> SPI_NCS2 chip select (LCD)
45 // PA11 -> SPI_NCS0 chip select (FPGA)
46 // PA12 -> SPI_MISO Master-In Slave-Out
47 // PA13 -> SPI_MOSI Master-Out Slave-In
48 // PA14 -> SPI_SPCK Serial Clock
49
50 // Disable PIO control of the following pins, allows use by the SPI peripheral
51 AT91C_BASE_PIOA->PIO_PDR =
7a537397 52 GPIO_NCS0 |
53 GPIO_NCS2 |
54 GPIO_MISO |
55 GPIO_MOSI |
15c4dc5a 56 GPIO_SPCK;
57
58 AT91C_BASE_PIOA->PIO_ASR =
7a537397 59 GPIO_NCS0 |
60 GPIO_MISO |
61 GPIO_MOSI |
15c4dc5a 62 GPIO_SPCK;
63
64 AT91C_BASE_PIOA->PIO_BSR = GPIO_NCS2;
65
66 //enable the SPI Peripheral clock
67 AT91C_BASE_PMC->PMC_PCER = (1<<AT91C_ID_SPI);
68 // Enable SPI
69 AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIEN;
70
71 switch (mode) {
72 case SPI_FPGA_MODE:
73 AT91C_BASE_SPI->SPI_MR =
7a537397 74 ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods)
75 (14 << 16) | // Peripheral Chip Select (selects FPGA SPI_NCS0 or PA11)
76 ( 0 << 7) | // Local Loopback Disabled
77 ( 1 << 4) | // Mode Fault Detection disabled
78 ( 0 << 2) | // Chip selects connected directly to peripheral
79 ( 0 << 1) | // Fixed Peripheral Select
80 ( 1 << 0); // Master Mode
15c4dc5a 81 AT91C_BASE_SPI->SPI_CSR[0] =
7a537397 82 ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods)
83 ( 1 << 16) | // Delay Before SPCK (1 MCK period)
84 ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud
85 ( 8 << 4) | // Bits per Transfer (16 bits)
86 ( 0 << 3) | // Chip Select inactive after transfer
87 ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge
88 ( 0 << 0); // Clock Polarity inactive state is logic 0
15c4dc5a 89 break;
90 case SPI_LCD_MODE:
91 AT91C_BASE_SPI->SPI_MR =
7a537397 92 ( 0 << 24) | // Delay between chip selects (take default: 6 MCK periods)
93 (11 << 16) | // Peripheral Chip Select (selects LCD SPI_NCS2 or PA10)
94 ( 0 << 7) | // Local Loopback Disabled
95 ( 1 << 4) | // Mode Fault Detection disabled
96 ( 0 << 2) | // Chip selects connected directly to peripheral
97 ( 0 << 1) | // Fixed Peripheral Select
98 ( 1 << 0); // Master Mode
15c4dc5a 99 AT91C_BASE_SPI->SPI_CSR[2] =
7a537397 100 ( 1 << 24) | // Delay between Consecutive Transfers (32 MCK periods)
101 ( 1 << 16) | // Delay Before SPCK (1 MCK period)
102 ( 6 << 8) | // Serial Clock Baud Rate (baudrate = MCK/6 = 24Mhz/6 = 4M baud
103 ( 1 << 4) | // Bits per Transfer (9 bits)
104 ( 0 << 3) | // Chip Select inactive after transfer
105 ( 1 << 1) | // Clock Phase data captured on leading edge, changes on following edge
106 ( 0 << 0); // Clock Polarity inactive state is logic 0
15c4dc5a 107 break;
7a537397 108 default: // Disable SPI
15c4dc5a 109 AT91C_BASE_SPI->SPI_CR = AT91C_SPI_SPIDIS;
110 break;
111 }
112}
113
114//-----------------------------------------------------------------------------
6a5d4e17 115// Set up the synchronous serial port with the set of options that fits
116// the FPGA mode. Both RX and TX are always enabled.
15c4dc5a 117//-----------------------------------------------------------------------------
cd028159 118void FpgaSetupSsc(uint16_t FPGA_mode) {
15c4dc5a 119 // First configure the GPIOs, and get ourselves a clock.
120 AT91C_BASE_PIOA->PIO_ASR =
7a537397 121 GPIO_SSC_FRAME |
122 GPIO_SSC_DIN |
123 GPIO_SSC_DOUT |
15c4dc5a 124 GPIO_SSC_CLK;
125 AT91C_BASE_PIOA->PIO_PDR = GPIO_SSC_DOUT;
126
127 AT91C_BASE_PMC->PMC_PCER = (1 << AT91C_ID_SSC);
128
129 // Now set up the SSC proper, starting from a known state.
130 AT91C_BASE_SSC->SSC_CR = AT91C_SSC_SWRST;
131
5ea2a248 132 // RX clock comes from TX clock, RX starts on Transmit Start,
133 // data and frame signal is sampled on falling edge of RK
15c4dc5a 134 AT91C_BASE_SSC->SSC_RCMR = SSC_CLOCK_MODE_SELECT(1) | SSC_CLOCK_MODE_START(1);
135
6a5d4e17 136 // 8, 16 or 32 bits per transfer, no loopback, MSB first, 1 transfer per sync
d714d3ef 137 // pulse, no output sync
7a537397 138 if ((FPGA_mode & FPGA_MAJOR_MODE_MASK) == FPGA_MAJOR_MODE_HF_READER && FpgaGetCurrent() == FPGA_BITSTREAM_HF) {
6a5d4e17 139 AT91C_BASE_SSC->SSC_RFMR = SSC_FRAME_MODE_BITS_IN_WORD(16) | AT91C_SSC_MSBF | SSC_FRAME_MODE_WORDS_PER_TRANSFER(0);
140 } else {
141 AT91C_BASE_SSC->SSC_RFMR = SSC_FRAME_MODE_BITS_IN_WORD(8) | AT91C_SSC_MSBF | SSC_FRAME_MODE_WORDS_PER_TRANSFER(0);
7a537397 142 }
15c4dc5a 143
7a537397 144 // TX clock comes from TK pin, no clock output, outputs change on rising edge of TK,
145 // TF (frame sync) is sampled on falling edge of TK, start TX on rising edge of TF
5ea2a248 146 AT91C_BASE_SSC->SSC_TCMR = SSC_CLOCK_MODE_SELECT(2) | SSC_CLOCK_MODE_START(5);
15c4dc5a 147
148 // tx framing is the same as the rx framing
149 AT91C_BASE_SSC->SSC_TFMR = AT91C_BASE_SSC->SSC_RFMR;
150
151 AT91C_BASE_SSC->SSC_CR = AT91C_SSC_RXEN | AT91C_SSC_TXEN;
152}
153
154//-----------------------------------------------------------------------------
155// Set up DMA to receive samples from the FPGA. We will use the PDC, with
156// a single buffer as a circular buffer (so that we just chain back to
157// ourselves, not to another buffer). The stuff to manipulate those buffers
158// is in apps.h, because it should be inlined, for speed.
159//-----------------------------------------------------------------------------
7a537397 160bool FpgaSetupSscDma(uint8_t *buf, uint16_t sample_count) {
e702439e 161 if (buf == NULL) return false;
d19929cb 162
6a5d4e17 163 AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTDIS; // Disable DMA Transfer
164 AT91C_BASE_PDC_SSC->PDC_RPR = (uint32_t) buf; // transfer to this memory address
165 AT91C_BASE_PDC_SSC->PDC_RCR = sample_count; // transfer this many samples
166 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) buf; // next transfer to same memory address
fc52fbd4 167 AT91C_BASE_PDC_SSC->PDC_RNCR = sample_count; // ... with same number of samples
c13afca1 168 AT91C_BASE_PDC_SSC->PDC_PTCR = AT91C_PDC_RXTEN; // go!
e702439e 169 return true;
15c4dc5a 170}
171
e6153040 172
8e074056 173//----------------------------------------------------------------------------
174// Uncompress (inflate) the FPGA data. Returns one decompressed byte with
7a537397 175// each call.
8e074056 176//----------------------------------------------------------------------------
fb228974 177static int get_from_fpga_combined_stream(z_streamp compressed_fpga_stream, uint8_t *output_buffer)
e6153040 178{
7a537397 179 if (fpga_image_ptr == compressed_fpga_stream->next_out) { // need more data
add4d470 180 compressed_fpga_stream->next_out = output_buffer;
181 compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN;
182 fpga_image_ptr = output_buffer;
183 int res = inflate(compressed_fpga_stream, Z_SYNC_FLUSH);
e702439e 184 if (res != Z_OK)
add4d470 185 Dbprintf("inflate returned: %d, %s", res, compressed_fpga_stream->msg);
e702439e
I
186
187 if (res < 0)
25056d8b 188 return res;
add4d470 189 }
190
fb228974 191 uncompressed_bytes_cnt++;
7a537397 192
add4d470 193 return *fpga_image_ptr++;
e6153040 194}
195
8e074056 196//----------------------------------------------------------------------------
197// Undo the interleaving of several FPGA config files. FPGA config files
198// are combined into one big file:
199// 288 bytes from FPGA file 1, followed by 288 bytes from FGPA file 2, etc.
200//----------------------------------------------------------------------------
fb228974 201static int get_from_fpga_stream(int bitstream_version, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
202{
472345da 203 while((uncompressed_bytes_cnt / FPGA_INTERLEAVE_SIZE) % fpga_bitstream_num != (bitstream_version - 1)) {
fb228974 204 // skip undesired data belonging to other bitstream_versions
205 get_from_fpga_combined_stream(compressed_fpga_stream, output_buffer);
206 }
207
208 return get_from_fpga_combined_stream(compressed_fpga_stream, output_buffer);
7a537397 209
fb228974 210}
211
212
add4d470 213static voidpf fpga_inflate_malloc(voidpf opaque, uInt items, uInt size)
e6153040 214{
add4d470 215 return BigBuf_malloc(items*size);
216}
217
218
219static void fpga_inflate_free(voidpf opaque, voidpf address)
220{
e702439e 221 BigBuf_free(); BigBuf_Clear_ext(false);
add4d470 222}
223
224
8e074056 225//----------------------------------------------------------------------------
7a537397 226// Initialize decompression of the respective (HF or LF) FPGA stream
8e074056 227//----------------------------------------------------------------------------
25056d8b 228static bool reset_fpga_stream(int bitstream_version, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
add4d470 229{
230 uint8_t header[FPGA_BITSTREAM_FIXED_HEADER_SIZE];
7a537397 231
fb228974 232 uncompressed_bytes_cnt = 0;
7a537397 233
25056d8b 234 // initialize z_stream structure for inflate:
fb228974 235 compressed_fpga_stream->next_in = &_binary_obj_fpga_all_bit_z_start;
472345da 236 compressed_fpga_stream->avail_in = &_binary_obj_fpga_all_bit_z_end - &_binary_obj_fpga_all_bit_z_start;
25056d8b 237 compressed_fpga_stream->next_out = output_buffer;
238 compressed_fpga_stream->avail_out = OUTPUT_BUFFER_LEN;
239 compressed_fpga_stream->zalloc = &fpga_inflate_malloc;
240 compressed_fpga_stream->zfree = &fpga_inflate_free;
241
8e074056 242 inflateInit2(compressed_fpga_stream, 0);
25056d8b 243
244 fpga_image_ptr = output_buffer;
add4d470 245
246 for (uint16_t i = 0; i < FPGA_BITSTREAM_FIXED_HEADER_SIZE; i++) {
fb228974 247 header[i] = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
add4d470 248 }
7a537397 249
472345da 250 // Check for a valid .bit file (starts with bitparse_fixed_header)
251 if(memcmp(bitparse_fixed_header, header, FPGA_BITSTREAM_FIXED_HEADER_SIZE) == 0) {
add4d470 252 return true;
253 } else {
254 return false;
255 }
e6153040 256}
257
258
15c4dc5a 259static void DownloadFPGA_byte(unsigned char w)
260{
261#define SEND_BIT(x) { if(w & (1<<x) ) HIGH(GPIO_FPGA_DIN); else LOW(GPIO_FPGA_DIN); HIGH(GPIO_FPGA_CCLK); LOW(GPIO_FPGA_CCLK); }
262 SEND_BIT(7);
263 SEND_BIT(6);
264 SEND_BIT(5);
265 SEND_BIT(4);
266 SEND_BIT(3);
267 SEND_BIT(2);
268 SEND_BIT(1);
269 SEND_BIT(0);
270}
271
e6153040 272// Download the fpga image starting at current stream position with length FpgaImageLen bytes
fb228974 273static void DownloadFPGA(int bitstream_version, int FpgaImageLen, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
15c4dc5a 274{
add4d470 275
e702439e 276 //Dbprintf("DownloadFPGA(len: %d)", FpgaImageLen);
7a537397 277
15c4dc5a 278 int i=0;
279
280 AT91C_BASE_PIOA->PIO_OER = GPIO_FPGA_ON;
281 AT91C_BASE_PIOA->PIO_PER = GPIO_FPGA_ON;
7a537397 282 HIGH(GPIO_FPGA_ON); // ensure everything is powered on
15c4dc5a 283
284 SpinDelay(50);
285
286 LED_D_ON();
287
288 // These pins are inputs
7a537397 289 AT91C_BASE_PIOA->PIO_ODR =
290 GPIO_FPGA_NINIT |
291 GPIO_FPGA_DONE;
15c4dc5a 292 // PIO controls the following pins
7a537397 293 AT91C_BASE_PIOA->PIO_PER =
294 GPIO_FPGA_NINIT |
295 GPIO_FPGA_DONE;
15c4dc5a 296 // Enable pull-ups
297 AT91C_BASE_PIOA->PIO_PPUER =
298 GPIO_FPGA_NINIT |
299 GPIO_FPGA_DONE;
300
301 // setup initial logic state
302 HIGH(GPIO_FPGA_NPROGRAM);
303 LOW(GPIO_FPGA_CCLK);
304 LOW(GPIO_FPGA_DIN);
305 // These pins are outputs
306 AT91C_BASE_PIOA->PIO_OER =
7a537397 307 GPIO_FPGA_NPROGRAM |
308 GPIO_FPGA_CCLK |
15c4dc5a 309 GPIO_FPGA_DIN;
310
311 // enter FPGA configuration mode
312 LOW(GPIO_FPGA_NPROGRAM);
313 SpinDelay(50);
314 HIGH(GPIO_FPGA_NPROGRAM);
315
316 i=100000;
317 // wait for FPGA ready to accept data signal
318 while ((i) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_NINIT ) ) ) {
319 i--;
320 }
321
322 // crude error indicator, leave both red LEDs on and return
323 if (i==0){
324 LED_C_ON();
325 LED_D_ON();
326 return;
327 }
328
25056d8b 329 for(i = 0; i < FpgaImageLen; i++) {
fb228974 330 int b = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
25056d8b 331 if (b < 0) {
332 Dbprintf("Error %d during FpgaDownload", b);
333 break;
334 }
335 DownloadFPGA_byte(b);
15c4dc5a 336 }
7a537397 337
15c4dc5a 338 // continue to clock FPGA until ready signal goes high
339 i=100000;
340 while ( (i--) && ( !(AT91C_BASE_PIOA->PIO_PDSR & GPIO_FPGA_DONE ) ) ) {
341 HIGH(GPIO_FPGA_CCLK);
342 LOW(GPIO_FPGA_CCLK);
343 }
344 // crude error indicator, leave both red LEDs on and return
345 if (i==0){
346 LED_C_ON();
347 LED_D_ON();
348 return;
349 }
350 LED_D_OFF();
351}
352
e6153040 353
15c4dc5a 354/* Simple Xilinx .bit parser. The file starts with the fixed opaque byte sequence
355 * 00 09 0f f0 0f f0 0f f0 0f f0 00 00 01
356 * After that the format is 1 byte section type (ASCII character), 2 byte length
357 * (big endian), <length> bytes content. Except for section 'e' which has 4 bytes
358 * length.
359 */
fb228974 360static int bitparse_find_section(int bitstream_version, char section_name, unsigned int *section_length, z_streamp compressed_fpga_stream, uint8_t *output_buffer)
15c4dc5a 361{
15c4dc5a 362 int result = 0;
e6153040 363 #define MAX_FPGA_BIT_STREAM_HEADER_SEARCH 100 // maximum number of bytes to search for the requested section
364 uint16_t numbytes = 0;
365 while(numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH) {
fb228974 366 char current_name = get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
e6153040 367 numbytes++;
15c4dc5a 368 unsigned int current_length = 0;
369 if(current_name < 'a' || current_name > 'e') {
370 /* Strange section name, abort */
371 break;
372 }
373 current_length = 0;
374 switch(current_name) {
375 case 'e':
376 /* Four byte length field */
fb228974 377 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 24;
378 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 16;
e6153040 379 numbytes += 2;
15c4dc5a 380 default: /* Fall through, two byte length field */
fb228974 381 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 8;
382 current_length += get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer) << 0;
e6153040 383 numbytes += 2;
15c4dc5a 384 }
e30c654b 385
15c4dc5a 386 if(current_name != 'e' && current_length > 255) {
387 /* Maybe a parse error */
388 break;
389 }
e30c654b 390
15c4dc5a 391 if(current_name == section_name) {
392 /* Found it */
15c4dc5a 393 *section_length = current_length;
394 result = 1;
395 break;
396 }
e30c654b 397
e6153040 398 for (uint16_t i = 0; i < current_length && numbytes < MAX_FPGA_BIT_STREAM_HEADER_SEARCH; i++) {
fb228974 399 get_from_fpga_stream(bitstream_version, compressed_fpga_stream, output_buffer);
e6153040 400 numbytes++;
401 }
15c4dc5a 402 }
e30c654b 403
15c4dc5a 404 return result;
405}
406
e6153040 407
8e074056 408//----------------------------------------------------------------------------
7a537397 409// Check which FPGA image is currently loaded (if any). If necessary
8e074056 410// decompress and load the correct (HF or LF) image to the FPGA
411//----------------------------------------------------------------------------
7cc204bf 412void FpgaDownloadAndGo(int bitstream_version)
15c4dc5a 413{
add4d470 414 z_stream compressed_fpga_stream;
e702439e 415 uint8_t output_buffer[OUTPUT_BUFFER_LEN] = {0x00};
7a537397 416
7cc204bf 417 // check whether or not the bitstream is already loaded
fc52fbd4 418 if (downloaded_bitstream == bitstream_version) {
419 FpgaEnableTracing();
7cc204bf 420 return;
fc52fbd4 421 }
7cc204bf 422
8e074056 423 // make sure that we have enough memory to decompress
7a537397 424 BigBuf_free(); BigBuf_Clear_ext(false);
425
add4d470 426 if (!reset_fpga_stream(bitstream_version, &compressed_fpga_stream, output_buffer)) {
7cc204bf 427 return;
e6153040 428 }
25056d8b 429
add4d470 430 unsigned int bitstream_length;
472345da 431 if (bitparse_find_section(bitstream_version, 'e', &bitstream_length, &compressed_fpga_stream, output_buffer)) {
fb228974 432 DownloadFPGA(bitstream_version, bitstream_length, &compressed_fpga_stream, output_buffer);
add4d470 433 downloaded_bitstream = bitstream_version;
15c4dc5a 434 }
25056d8b 435
436 inflateEnd(&compressed_fpga_stream);
7a537397 437
dc930207
I
438 // turn off antenna
439 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
7a537397 440
e702439e 441 // free eventually allocated BigBuf memory
7a537397 442 BigBuf_free(); BigBuf_Clear_ext(false);
443}
15c4dc5a 444
7cc204bf 445
15c4dc5a 446//-----------------------------------------------------------------------------
447// Send a 16 bit command/data pair to the FPGA.
448// The bit format is: C3 C2 C1 C0 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
449// where C is the 4 bit command and D is the 12 bit data
450//-----------------------------------------------------------------------------
cd028159 451void FpgaSendCommand(uint16_t cmd, uint16_t v) {
15c4dc5a 452 SetupSpi(SPI_FPGA_MODE);
7a537397 453 AT91C_BASE_SPI->SPI_TDR = AT91C_SPI_LASTXFER | cmd | v; // write the data to be sent
454 while ((AT91C_BASE_SPI->SPI_SR & AT91C_SPI_TXEMPTY) == 0); // wait for the transfer to complete
15c4dc5a 455}
fc52fbd4 456
15c4dc5a 457//-----------------------------------------------------------------------------
458// Write the FPGA setup word (that determines what mode the logic is in, read
459// vs. clone vs. etc.). This is now a special case of FpgaSendCommand() to
460// avoid changing this function's occurence everywhere in the source code.
461//-----------------------------------------------------------------------------
cd028159 462void FpgaWriteConfWord(uint16_t v) {
15c4dc5a 463 FpgaSendCommand(FPGA_CMD_SET_CONFREG, v);
464}
465
fc52fbd4 466//-----------------------------------------------------------------------------
467// enable/disable FPGA internal tracing
468//-----------------------------------------------------------------------------
cd028159 469void FpgaEnableTracing(void) {
fc52fbd4 470 FpgaSendCommand(FPGA_CMD_TRACE_ENABLE, 1);
471}
472
cd028159 473void FpgaDisableTracing(void) {
fc52fbd4 474 FpgaSendCommand(FPGA_CMD_TRACE_ENABLE, 0);
475}
476
15c4dc5a 477//-----------------------------------------------------------------------------
478// Set up the CMOS switches that mux the ADC: four switches, independently
479// closable, but should only close one at a time. Not an FPGA thing, but
480// the samples from the ADC always flow through the FPGA.
481//-----------------------------------------------------------------------------
f7e3ed82 482void SetAdcMuxFor(uint32_t whichGpio)
15c4dc5a 483{
484 AT91C_BASE_PIOA->PIO_OER =
485 GPIO_MUXSEL_HIPKD |
486 GPIO_MUXSEL_LOPKD |
487 GPIO_MUXSEL_LORAW |
488 GPIO_MUXSEL_HIRAW;
489
490 AT91C_BASE_PIOA->PIO_PER =
491 GPIO_MUXSEL_HIPKD |
492 GPIO_MUXSEL_LOPKD |
493 GPIO_MUXSEL_LORAW |
494 GPIO_MUXSEL_HIRAW;
495
496 LOW(GPIO_MUXSEL_HIPKD);
497 LOW(GPIO_MUXSEL_HIRAW);
498 LOW(GPIO_MUXSEL_LORAW);
499 LOW(GPIO_MUXSEL_LOPKD);
500
501 HIGH(whichGpio);
502}
e2012d1b 503
e702439e 504void Fpga_print_status(void) {
472345da 505 Dbprintf("Currently loaded FPGA image:");
506 Dbprintf(" %s", fpga_version_information[downloaded_bitstream-1]);
e2012d1b 507}
fdcfbdcc
RAB
508
509int FpgaGetCurrent() {
510 return downloaded_bitstream;
511}
Impressum, Datenschutz