cvs.zerfleddert.de Git - proxmark3-svn/blame_incremental

... / ...

Commit	Line	Data
	1	`include "lo_simulate.v"
	2
	3	/*
	4	pck0 - input main 24Mhz clock (PLL / 4)
	5	[7:0] adc_d - input data from A/D converter
	6
	7
	8	pwr_lo - output to coil drivers (ssp_clk / 8)
	9	adc_clk - output A/D clock signal
	10	ssp_frame - output SSS frame indicator (goes high while the 8 bits are shifted)
	11	ssp_din - output SSP data to ARM (shifts 8 bit A/D value serially to ARM MSB first)
	12	ssp_clk - output SSP clock signal
	13
	14	ck_1356meg - input unused
	15	ck_1356megb - input unused
	16	ssp_dout - input unused
	17	cross_hi - input unused
	18	cross_lo - input unused
	19
	20	pwr_hi - output unused, tied low
	21	pwr_oe1 - output unused, undefined
	22	pwr_oe2 - output unused, undefined
	23	pwr_oe3 - output unused, undefined
	24	pwr_oe4 - output unused, undefined
	25	dbg - output alias for adc_clk
	26	*/
	27
	28	module testbed_lo_simulate;
	29	reg pck0;
	30	reg [7:0] adc_d;
	31
	32
	33	wire pwr_lo;
	34	wire adc_clk;
	35	wire ck_1356meg;
	36	wire ck_1356megb;
	37	wire ssp_frame;
	38	wire ssp_din;
	39	wire ssp_clk;
	40	reg ssp_dout;
	41	wire pwr_hi;
	42	wire pwr_oe1;
	43	wire pwr_oe2;
	44	wire pwr_oe3;
	45	wire pwr_oe4;
	46	reg cross_lo;
	47	wire cross_hi;
	48	wire dbg;
	49
	50	lo_simulate #(5,200) dut(
	51	.pck0(pck0),
	52	.ck_1356meg(ck_1356meg),
	53	.ck_1356megb(ck_1356megb),
	54	.pwr_lo(pwr_lo),
	55	.pwr_hi(pwr_hi),
	56	.pwr_oe1(pwr_oe1),
	57	.pwr_oe2(pwr_oe2),
	58	.pwr_oe3(pwr_oe3),
	59	.pwr_oe4(pwr_oe4),
	60	.adc_d(adc_d),
	61	.adc_clk(adc_clk),
	62	.ssp_frame(ssp_frame),
	63	.ssp_din(ssp_din),
	64	.ssp_dout(ssp_dout),
	65	.ssp_clk(ssp_clk),
	66	.cross_hi(cross_hi),
	67	.cross_lo(cross_lo),
	68	.dbg(dbg)
	69	);
	70
	71
	72	integer i, counter=0;
	73
	74	// main clock
	75	always #5 pck0 = !pck0;
	76
	77	//cross_lo is not really synced to pck0 but it's roughly pck0/192 (24Mhz/192=125Khz)
	78	task crank_dut;
	79	begin
	80	@(posedge pck0) ;
	81	counter = counter + 1;
	82	if (counter == 192) begin
	83	counter = 0;
	84	ssp_dout = $random;
	85	cross_lo = 1;
	86	end else begin
	87	cross_lo = 0;
	88	end
	89
	90	end
	91	endtask
	92
	93	initial begin
	94	pck0 = 0;
	95	for (i = 0 ; i < 4096 ; i = i + 1) begin
	96	crank_dut;
	97	end
	98	$finish;
	99	end
	100
	101	endmodule // main