]> cvs.zerfleddert.de Git - proxmark3-svn/blobdiff - armsrc/ldscript
add: hw ver: show FPGA versions for both HF and LF FPGA configs
[proxmark3-svn] / armsrc / ldscript
index dcb04bf0983d569ee1a21754a9c66237b2e76634..ce7a330e93d8424c1d2ce017e08024d7e81a5857 100644 (file)
@@ -11,8 +11,7 @@ INCLUDE ../common/ldscript.common
 
 PHDRS
 {
 
 PHDRS
 {
-       fpgaimage PT_LOAD FLAGS(4);
-       text PT_LOAD;
+       text PT_LOAD FLAGS(5);
        data PT_LOAD;
        bss PT_LOAD;
 }
        data PT_LOAD;
        bss PT_LOAD;
 }
@@ -20,10 +19,6 @@ PHDRS
 ENTRY(Vector)
 SECTIONS
 {
 ENTRY(Vector)
 SECTIONS
 {
-       .fpgaimage : {
-               *(fpga_bit.data)
-       } >fpgaimage :fpgaimage
-
        .start : {
                *(.startos)
        } >osimage :text
        .start : {
                *(.startos)
        } >osimage :text
@@ -39,6 +34,8 @@ SECTIONS
        .rodata : {
                *(.rodata)
                *(.rodata.*)
        .rodata : {
                *(.rodata)
                *(.rodata.*)
+               *(fpga_lf_bit.data)
+               *(fpga_hf_bit.data)
                KEEP(*(.version_information))
        } >osimage :text
 
                KEEP(*(.version_information))
        } >osimage :text
 
@@ -54,6 +51,7 @@ SECTIONS
        __data_src_start__ = LOADADDR(.data);
        __data_start__ = ADDR(.data);
        __data_end__ = __data_start__ + SIZEOF(.data);
        __data_src_start__ = LOADADDR(.data);
        __data_start__ = ADDR(.data);
        __data_end__ = __data_start__ + SIZEOF(.data);
+       __os_size__ = SIZEOF(.text) + SIZEOF(.data) + SIZEOF(.rodata);
        
        .bss : {
                __bss_start__ = .; 
        
        .bss : {
                __bss_start__ = .; 
Impressum, Datenschutz