]> cvs.zerfleddert.de Git - proxmark3-svn/blobdiff - fpga/hi_read_rx_xcorr.v
ADD: added the possiblity to use AWID formatlength of 26 and 50.
[proxmark3-svn] / fpga / hi_read_rx_xcorr.v
index afaf7cb6fb17ae0a1f5687a9b48601ead3d65c23..f3e4fecdb66968628a54a4a19503d2796f5b104f 100644 (file)
@@ -15,9 +15,9 @@ module hi_read_rx_xcorr(
     input pck0, ck_1356meg, ck_1356megb;
     output pwr_lo, pwr_hi, pwr_oe1, pwr_oe2, pwr_oe3, pwr_oe4;
     input [7:0] adc_d;
-    output adc_clk;
+    output adc_clk, ssp_frame, ssp_din;
     input ssp_dout;
-    output ssp_frame, ssp_din, ssp_clk;
+    output ssp_clk;
     input cross_hi, cross_lo;
     output dbg;
     input xcorr_is_848, snoop;
@@ -91,18 +91,18 @@ begin
     if(corr_i_cnt == 6'd0)
     begin
         if(snoop)
-        begin
-                       // Send only 7 most significant bits of tag signal (signed), LSB is reader signal:
-            corr_i_out <= {corr_i_accum[13:7], after_hysteresis_prev_prev};
-            corr_q_out <= {corr_q_accum[13:7], after_hysteresis_prev};
-                       after_hysteresis_prev_prev <= after_hysteresis;
-        end
+                       begin
+                               // Send only 7 most significant bits of tag signal (signed), LSB is reader signal:
+                               corr_i_out <= {corr_i_accum[13:7], after_hysteresis_prev_prev};
+                               corr_q_out <= {corr_q_accum[13:7], after_hysteresis_prev};
+                               after_hysteresis_prev_prev <= after_hysteresis;
+                       end
         else
-        begin
-            // 8 most significant bits of tag signal
-            corr_i_out <= corr_i_accum[13:6];
-            corr_q_out <= corr_q_accum[13:6];
-        end
+                       begin
+                               // 8 most significant bits of tag signal
+                               corr_i_out <= corr_i_accum[13:6];
+                               corr_q_out <= corr_q_accum[13:6];
+                       end
 
         corr_i_accum <= adc_d;
         corr_q_accum <= adc_d;
Impressum, Datenschutz