X-Git-Url: http://cvs.zerfleddert.de/cgi-bin/gitweb.cgi/proxmark3-svn/blobdiff_plain/6658905f18a1eebc148836f26c731dea9c1377dc..5eae566a28d4494e70a9e3812e269dbd87d9bc07:/fpga/testbed_hi_simulate.v

diff --git a/fpga/testbed_hi_simulate.v b/fpga/testbed_hi_simulate.v
index 6dc30f0b..b0672016 100644
--- a/fpga/testbed_hi_simulate.v
+++ b/fpga/testbed_hi_simulate.v
@@ -1,116 +1,116 @@
-`include "hi_simulate.v"
-
-/*
-	pck0			- input main 24Mhz clock (PLL / 4)
-	[7:0] adc_d		- input data from A/D converter
-	mod_type	- modulation type
-
-	pwr_lo			- output to coil drivers (ssp_clk / 8)
-	adc_clk			- output A/D clock signal
-	ssp_frame		- output SSS frame indicator (goes high while the 8 bits are shifted)
-	ssp_din			- output SSP data to ARM (shifts 8 bit A/D value serially to ARM MSB first)
-	ssp_clk			- output SSP clock signal
-
-	ck_1356meg		- input unused
-	ck_1356megb		- input unused
-	ssp_dout		- input unused
-	cross_hi		- input unused
-	cross_lo		- input unused
-
-	pwr_hi			- output unused, tied low
-	pwr_oe1			- output unused, undefined
-	pwr_oe2			- output unused, undefined
-	pwr_oe3			- output unused, undefined
-	pwr_oe4			- output unused, undefined
-	dbg				- output alias for adc_clk
-*/
-
-module testbed_hi_simulate;
-	reg  pck0;
-	reg  [7:0] adc_d;
-	reg  mod_type;
-
-	wire pwr_lo;
-	wire adc_clk;
-	reg ck_1356meg;
-	reg  ck_1356megb;
-	wire ssp_frame;
-	wire ssp_din;
-	wire ssp_clk;
-	reg  ssp_dout;
-	wire pwr_hi;
-	wire pwr_oe1;
-	wire pwr_oe2;
-	wire pwr_oe3;
-	wire pwr_oe4;
-	wire cross_lo;
-	wire cross_hi;
-	wire dbg;
-
-	hi_simulate #(5,200) dut(
-	.pck0(pck0),
-	.ck_1356meg(ck_1356meg),
-	.ck_1356megb(ck_1356megb),
-	.pwr_lo(pwr_lo),
-	.pwr_hi(pwr_hi),
-	.pwr_oe1(pwr_oe1),
-	.pwr_oe2(pwr_oe2),
-	.pwr_oe3(pwr_oe3),
-	.pwr_oe4(pwr_oe4),
-	.adc_d(adc_d),
-	.adc_clk(adc_clk),
-	.ssp_frame(ssp_frame),
-	.ssp_din(ssp_din),
-	.ssp_dout(ssp_dout),
-	.ssp_clk(ssp_clk),
-	.cross_hi(cross_hi),
-	.cross_lo(cross_lo),
-	.dbg(dbg),
-	.mod_type(mod_type)
-	);
-
-	integer idx, i;
-
-	// main clock
-	always #5 begin 
-		ck_1356megb = !ck_1356megb;
-		ck_1356meg = ck_1356megb;
-	end
-
-	always begin 
-		@(negedge adc_clk) ;
-		adc_d = $random;
-	end
-
-	//crank DUT
-	task crank_dut;
-		begin
-			@(negedge ssp_clk) ;
-			ssp_dout = $random;
-		end
-	endtask
-
-	initial begin
-
-		// init inputs
-		ck_1356megb = 0;
-		// random values
-		adc_d = 0;
-		ssp_dout=1;
-
-		// shallow modulation off
-		mod_type=0;
-		for (i = 0 ;  i < 16 ;  i = i + 1) begin
-			crank_dut;
-		end
-
-		// shallow modulation on
-		mod_type=1;
-		for (i = 0 ;  i < 16 ;  i = i + 1) begin
-			crank_dut;
-		end
-		$finish;
-	end
-	
-endmodule // main
-
+`include "hi_simulate.v"
+
+/*
+	pck0			- input main 24Mhz clock (PLL / 4)
+	[7:0] adc_d		- input data from A/D converter
+	mod_type	- modulation type
+
+	pwr_lo			- output to coil drivers (ssp_clk / 8)
+	adc_clk			- output A/D clock signal
+	ssp_frame		- output SSS frame indicator (goes high while the 8 bits are shifted)
+	ssp_din			- output SSP data to ARM (shifts 8 bit A/D value serially to ARM MSB first)
+	ssp_clk			- output SSP clock signal
+
+	ck_1356meg		- input unused
+	ck_1356megb		- input unused
+	ssp_dout		- input unused
+	cross_hi		- input unused
+	cross_lo		- input unused
+
+	pwr_hi			- output unused, tied low
+	pwr_oe1			- output unused, undefined
+	pwr_oe2			- output unused, undefined
+	pwr_oe3			- output unused, undefined
+	pwr_oe4			- output unused, undefined
+	dbg				- output alias for adc_clk
+*/
+
+module testbed_hi_simulate;
+	reg  pck0;
+	reg  [7:0] adc_d;
+	reg  mod_type;
+
+	wire pwr_lo;
+	wire adc_clk;
+	reg ck_1356meg;
+	reg  ck_1356megb;
+	wire ssp_frame;
+	wire ssp_din;
+	wire ssp_clk;
+	reg  ssp_dout;
+	wire pwr_hi;
+	wire pwr_oe1;
+	wire pwr_oe2;
+	wire pwr_oe3;
+	wire pwr_oe4;
+	wire cross_lo;
+	wire cross_hi;
+	wire dbg;
+
+	hi_simulate #(5,200) dut(
+	.pck0(pck0),
+	.ck_1356meg(ck_1356meg),
+	.ck_1356megb(ck_1356megb),
+	.pwr_lo(pwr_lo),
+	.pwr_hi(pwr_hi),
+	.pwr_oe1(pwr_oe1),
+	.pwr_oe2(pwr_oe2),
+	.pwr_oe3(pwr_oe3),
+	.pwr_oe4(pwr_oe4),
+	.adc_d(adc_d),
+	.adc_clk(adc_clk),
+	.ssp_frame(ssp_frame),
+	.ssp_din(ssp_din),
+	.ssp_dout(ssp_dout),
+	.ssp_clk(ssp_clk),
+	.cross_hi(cross_hi),
+	.cross_lo(cross_lo),
+	.dbg(dbg),
+	.mod_type(mod_type)
+	);
+
+	integer idx, i;
+
+	// main clock
+	always #5 begin 
+		ck_1356megb = !ck_1356megb;
+		ck_1356meg = ck_1356megb;
+	end
+
+	always begin 
+		@(negedge adc_clk) ;
+		adc_d = $random;
+	end
+
+	//crank DUT
+	task crank_dut;
+		begin
+			@(negedge ssp_clk) ;
+			ssp_dout = $random;
+		end
+	endtask
+
+	initial begin
+
+		// init inputs
+		ck_1356megb = 0;
+		// random values
+		adc_d = 0;
+		ssp_dout=1;
+
+		// shallow modulation off
+		mod_type=0;
+		for (i = 0 ;  i < 16 ;  i = i + 1) begin
+			crank_dut;
+		end
+
+		// shallow modulation on
+		mod_type=1;
+		for (i = 0 ;  i < 16 ;  i = i + 1) begin
+			crank_dut;
+		end
+		$finish;
+	end
+	
+endmodule // main
+