X-Git-Url: http://cvs.zerfleddert.de/cgi-bin/gitweb.cgi/proxmark3-svn/blobdiff_plain/6db28145eacac986d481ceadf7ee9fc1061555fd..6b5105bea972d055bb2069bf8ca2c6d105b2ee8f:/fpga/lo_edge_detect.v?ds=sidebyside

diff --git a/fpga/lo_edge_detect.v b/fpga/lo_edge_detect.v
index dc97fc6f..bb130157 100644
--- a/fpga/lo_edge_detect.v
+++ b/fpga/lo_edge_detect.v
@@ -35,10 +35,12 @@ wire tag_modulation = ssp_dout & !lf_field;
 wire reader_modulation = !ssp_dout & lf_field & pck_divclk;
 
 // No logic, straight through.
-assign pwr_oe1 = 1'b0; // not used in LF mode
+assign pwr_oe1 = 1'b0; 						// not used in LF mode 
+assign pwr_oe3 = 1'b0; 						// base antenna load = 33 Ohms
+// when modulating, add another 33 Ohms and 10k Ohms in parallel:
 assign pwr_oe2 = tag_modulation;
-assign pwr_oe3 = tag_modulation;
-assign pwr_oe4 = tag_modulation;
+assign pwr_oe4 = tag_modulation; 
+
 assign ssp_clk = cross_lo;
 assign pwr_lo = reader_modulation;
 assign pwr_hi = 1'b0;