update to EDK 9.1i

[raggedstone] / dhwk / source / pci / io_mux.vhd

-- J.STELZNER
-- INFORMATIK-3 LABOR
-- 23.08.2006
-- File: IO_MUX.VHD

library IEEE;
use IEEE.std_logic_1164.all;

entity IO_MUX is
        port
        (
                READ_SEL :in std_logic_vector ( 1 downto 0);
                USER_DATA :in std_logic_vector (31 downto 0);
                CONFIG_DATA :in std_logic_vector (31 downto 0);
                PCI_AD :in std_logic_vector (31 downto 0);
                IO_DATA :out std_logic_vector (31 downto 0)
        );
end entity IO_MUX;

architecture IO_MUX_DESIGN of IO_MUX is

        signal MUX :std_logic_vector (31 downto 0);

begin

        MUX <= PCI_AD when READ_SEL = "00" else -- WRITE_CONFIG
               PCI_AD when READ_SEL = "01" else -- WRITE_IO
               CONFIG_DATA when READ_SEL = "10" else -- READ_CONFIG
               USER_DATA when READ_SEL = "11" else -- READ_IO
               CONFIG_DATA;

 -- MUX;

        IO_DATA <= MUX;

end architecture IO_MUX_DESIGN;