]> cvs.zerfleddert.de Git - raggedstone/blame_incremental - dhwk_old/source/timescale.v
connect LEDs on IDE board to main FPGA and let them blink
[raggedstone] / dhwk_old / source / timescale.v
... / ...
CommitLineData
1`timescale 1ns / 100ps
Impressum, Datenschutz