]> cvs.zerfleddert.de Git - raggedstone/blame_incremental - dhwk/icon_core.xco
increase memory, change pci id
[raggedstone] / dhwk / icon_core.xco
... / ...
CommitLineData
1# BEGIN Project Options
2SET addpads = False
3SET asysymbol = False
4SET busformat = BusFormatAngleBracketNotRipped
5SET createndf = False
6SET designentry = VHDL
7SET device = xc3s1500
8SET devicefamily = spartan3
9SET flowvendor = Other
10SET formalverification = False
11SET foundationsym = False
12SET implementationfiletype = Ngc
13SET package = fg456
14SET removerpms = False
15SET simulationfiles = Structural
16SET speedgrade = -4
17SET verilogsim = False
18SET vhdlsim = True
19# END Project Options
20# BEGIN Select
21SELECT ICON_(ChipScope_Pro_-_Integrated_Controller) family Xilinx,_Inc. 1.02.a
22# END Select
23# BEGIN Parameters
24CSET component_name=icon
25CSET number_control_ports=2
26CSET use_ext_bscan=false
27CSET use_jtag_bufg=false
28CSET use_unused_bscan=false
29CSET user_scan_chain=USER1
30# END Parameters
31GENERATE
Impressum, Datenschutz