]> cvs.zerfleddert.de Git - raggedstone/blob - dhwk/source/top.vhd
projects / raggedstone / blob
? search:


2bf0f5d17249a2fa631b61593001ab18c0fec58a
[raggedstone] / dhwk / source / top.vhd
1 -- VHDL model created from schematic top.sch -- Jan 09 20:54:18 2007
2
3
4
5 LIBRARY ieee;
6
7 USE ieee.std_logic_1164.ALL;
8 USE ieee.numeric_std.ALL;
9
10
11 entity dhwk is
12 Port ( KONST_1 : In std_logic;
13 PCI_CBEn : In std_logic_vector (3 downto 0);
14 PCI_CLOCK : In std_logic;
15 PCI_FRAMEn : In std_logic;
16 PCI_IDSEL : In std_logic;
17 PCI_IRDYn : In std_logic;
18 PCI_RSTn : In std_logic;
19 -- SERIAL_IN : In std_logic;
20 -- SPC_RDY_IN : In std_logic;
21 TAST_RESn : In std_logic;
22 TAST_SETn : In std_logic;
23 LED_2 : out std_logic;
24 LED_3 : out std_logic;
25 LED_4 : out std_logic;
26 LED_5 : out std_logic;
27 PCI_AD : InOut std_logic_vector (31 downto 0);
28 PCI_PAR : InOut std_logic;
29 PCI_DEVSELn : Out std_logic;
30 PCI_INTAn : Out std_logic;
31 PCI_PERRn : Out std_logic;
32 PCI_SERRn : Out std_logic;
33 PCI_STOPn : Out std_logic;
34 PCI_TRDYn : Out std_logic;
35 PCI_REQn : Out std_logic;
36 PCI_GNTn : In std_logic;
37 -- SERIAL_OUT : Out std_logic;
38 -- SPC_RDY_OUT : Out std_logic;
39 TB_IDSEL : Out std_logic;
40 TB_nDEVSEL : Out std_logic;
41 TB_nINTA : Out std_logic );
42 end dhwk;
43
44 architecture SCHEMATIC of dhwk is
45
46 SIGNAL gnd : std_logic := '0';
47 SIGNAL vcc : std_logic := '1';
48
49 signal READ_XX7_6 : std_logic;
50 signal RESERVE : std_logic;
51 signal SR_ERROR : std_logic;
52 signal R_ERROR : std_logic;
53 signal S_ERROR : std_logic;
54 signal WRITE_XX3_2 : std_logic;
55 signal WRITE_XX5_4 : std_logic;
56 signal WRITE_XX7_6 : std_logic;
57 signal READ_XX1_0 : std_logic;
58 signal READ_XX3_2 : std_logic;
59 signal INTAn : std_logic;
60 signal TRDYn : std_logic;
61 signal READ_XX5_4 : std_logic;
62 signal DEVSELn : std_logic;
63 signal FIFO_RDn : std_logic;
64 signal WRITE_XX1_0 : std_logic;
65 signal REG_OUT_XX6 : std_logic_vector (7 downto 0);
66 signal SYNC_FLAG : std_logic_vector (7 downto 0);
67 signal INT_REG : std_logic_vector (7 downto 0);
68 signal REVISON_ID : std_logic_vector (7 downto 0);
69 signal VENDOR_ID : std_logic_vector (15 downto 0);
70 signal READ_SEL : std_logic_vector (1 downto 0);
71 signal AD_REG : std_logic_vector (31 downto 0);
72 signal REG_OUT_XX7 : std_logic_vector (7 downto 0);
73 signal R_EFn : std_logic;
74 signal R_FFn : std_logic;
75 signal R_FIFO_Q_OUT : std_logic_vector (7 downto 0);
76 signal R_HFn : std_logic;
77 signal S_EFn : std_logic;
78 signal S_FFn : std_logic;
79 signal S_FIFO_Q_OUT : std_logic_vector (7 downto 0);
80 signal S_HFn : std_logic;
81 signal R_FIFO_D_IN : std_logic_vector (7 downto 0);
82 signal R_FIFO_READn : std_logic;
83 signal R_FIFO_RESETn : std_logic;
84 signal R_FIFO_RTn : std_logic;
85 signal R_FIFO_WRITEn : std_logic;
86 signal S_FIFO_D_IN : std_logic_vector (7 downto 0);
87 signal S_FIFO_READn : std_logic;
88 signal S_FIFO_RESETn : std_logic;
89 signal S_FIFO_RTn : std_logic;
90 signal S_FIFO_WRITEn : std_logic;
91 signal SERIAL_IN : std_logic;
92 signal SPC_RDY_IN : std_logic;
93 signal SERIAL_OUT : std_logic;
94 signal SPC_RDY_OUT : std_logic;
95 signal watch_PCI_INTAn : std_logic;
96 signal watch_PCI_TRDYn : std_logic;
97 signal watch_PCI_STOPn : std_logic;
98 signal watch_PCI_SERRn : std_logic;
99 signal watch_PCI_PERRn : std_logic;
100 signal watch_PCI_REQn : std_logic;
101 signal control0 : std_logic_vector(35 downto 0);
102 signal data : std_logic_vector(95 downto 0);
103 signal trig0 : std_logic_vector(31 downto 0);
104
105 component MESS_1_TB
106 Port ( DEVSELn : In std_logic;
107 INTAn : In std_logic;
108 KONST_1 : In std_logic;
109 PCI_IDSEL : In std_logic;
110 REG_OUT_XX7 : In std_logic_vector (7 downto 0);
111 TB_DEVSELn : Out std_logic;
112 TB_INTAn : Out std_logic;
113 TB_PCI_IDSEL : Out std_logic );
114 end component;
115
116 component VEN_REV_ID
117 Port ( REV_ID : Out std_logic_vector (7 downto 0);
118 VEN_ID : Out std_logic_vector (15 downto 0) );
119 end component;
120
121 component INTERRUPT
122 Port ( INT_IN_0 : In std_logic;
123 INT_IN_1 : In std_logic;
124 INT_IN_2 : In std_logic;
125 INT_IN_3 : In std_logic;
126 INT_IN_4 : In std_logic;
127 INT_IN_5 : In std_logic;
128 INT_IN_6 : In std_logic;
129 INT_IN_7 : In std_logic;
130 INT_MASKE : In std_logic_vector (7 downto 0);
131 INT_RES : In std_logic_vector (7 downto 0);
132 PCI_CLOCK : In std_logic;
133 PCI_RSTn : In std_logic;
134 READ_XX5_4 : In std_logic;
135 RESET : In std_logic;
136 TAST_RESn : In std_logic;
137 TAST_SETn : In std_logic;
138 TRDYn : In std_logic;
139 INT_REG : Out std_logic_vector (7 downto 0);
140 INTAn : Out std_logic;
141 PCI_INTAn : Out std_logic );
142 end component;
143
144 component FIFO_CONTROL
145 Port ( FIFO_RDn : In std_logic;
146 FLAG_IN_0 : In std_logic;
147 FLAG_IN_4 : In std_logic;
148 HOLD : In std_logic;
149 KONST_1 : In std_logic;
150 PCI_CLOCK : In std_logic;
151 PSC_ENABLE : In std_logic;
152 R_EFn : In std_logic;
153 R_FFn : In std_logic;
154 R_HFn : In std_logic;
155 RESET : In std_logic;
156 S_EFn : In std_logic;
157 S_FFn : In std_logic;
158 S_FIFO_Q_OUT : In std_logic_vector (7 downto 0);
159 S_HFn : In std_logic;
160 SERIAL_IN : In std_logic;
161 SPC_ENABLE : In std_logic;
162 SPC_RDY_IN : In std_logic;
163 WRITE_XX1_0 : In std_logic;
164 R_ERROR : Out std_logic;
165 R_FIFO_D_IN : Out std_logic_vector (7 downto 0);
166 R_FIFO_READn : Out std_logic;
167 R_FIFO_RESETn : Out std_logic;
168 R_FIFO_RETRANSMITn : Out std_logic;
169 R_FIFO_WRITEn : Out std_logic;
170 RESERVE : Out std_logic;
171 S_ERROR : Out std_logic;
172 S_FIFO_READn : Out std_logic;
173 S_FIFO_RESETn : Out std_logic;
174 S_FIFO_RETRANSMITn : Out std_logic;
175 S_FIFO_WRITEn : Out std_logic;
176 SERIAL_OUT : Out std_logic;
177 SPC_RDY_OUT : Out std_logic;
178 SR_ERROR : Out std_logic;
179 SYNC_FLAG : Out std_logic_vector (7 downto 0) );
180 end component;
181
182 component PCI_TOP
183 Port ( FLAG : In std_logic_vector (7 downto 0);
184 INT_REG : In std_logic_vector (7 downto 0);
185 PCI_CBEn : In std_logic_vector (3 downto 0);
186 PCI_CLOCK : In std_logic;
187 PCI_FRAMEn : In std_logic;
188 PCI_IDSEL : In std_logic;
189 PCI_IRDYn : In std_logic;
190 PCI_RSTn : In std_logic;
191 R_FIFO_Q : In std_logic_vector (7 downto 0);
192 REVISON_ID : In std_logic_vector (7 downto 0);
193 VENDOR_ID : In std_logic_vector (15 downto 0);
194 PCI_AD : InOut std_logic_vector (31 downto 0);
195 PCI_PAR : InOut std_logic;
196 AD_REG : Out std_logic_vector (31 downto 0);
197 DEVSELn : Out std_logic;
198 FIFO_RDn : Out std_logic;
199 PCI_DEVSELn : Out std_logic;
200 PCI_PERRn : Out std_logic;
201 PCI_SERRn : Out std_logic;
202 PCI_STOPn : Out std_logic;
203 PCI_TRDYn : Out std_logic;
204 READ_SEL : Out std_logic_vector (1 downto 0);
205 READ_XX1_0 : Out std_logic;
206 READ_XX3_2 : Out std_logic;
207 READ_XX5_4 : Out std_logic;
208 READ_XX7_6 : Out std_logic;
209 REG_OUT_XX0 : Out std_logic_vector (7 downto 0);
210 REG_OUT_XX6 : Out std_logic_vector (7 downto 0);
211 REG_OUT_XX7 : Out std_logic_vector (7 downto 0);
212 TRDYn : Out std_logic;
213 WRITE_XX1_0 : Out std_logic;
214 WRITE_XX3_2 : Out std_logic;
215 WRITE_XX5_4 : Out std_logic;
216 WRITE_XX7_6 : Out std_logic );
217 end component;
218
219 component dhwk_fifo
220 port (
221 clk: IN std_logic;
222 din: IN std_logic_VECTOR(7 downto 0);
223 rd_en: IN std_logic;
224 rst: IN std_logic;
225 wr_en: IN std_logic;
226 almost_empty: OUT std_logic;
227 almost_full: OUT std_logic;
228 dout: OUT std_logic_VECTOR(7 downto 0);
229 empty: OUT std_logic;
230 full: OUT std_logic;
231 prog_full: OUT std_logic);
232 end component;
233
234 component icon
235 port
236 (
237 control0 : out std_logic_vector(35 downto 0)
238 );
239 end component;
240
241 component ila
242 port
243 (
244 control : in std_logic_vector(35 downto 0);
245 clk : in std_logic;
246 data : in std_logic_vector(95 downto 0);
247 trig0 : in std_logic_vector(31 downto 0)
248 );
249 end component;
250
251
252 begin
253 watch_PCI_REQn <= '1';
254 SERIAL_IN <= SERIAL_OUT;
255 SPC_RDY_IN <= SPC_RDY_OUT;
256 LED_2 <= not PCI_RSTn;
257 LED_3 <= PCI_IDSEL;
258 LED_4 <= not PCI_FRAMEn;
259 LED_5 <= not watch_PCI_INTAn;
260 PCI_INTAn <= watch_PCI_INTAn;
261 trig0(31 downto 0) <= (
262 0 => watch_PCI_INTAn,
263 1 => R_FIFO_READn,
264 2 => R_FIFO_WRITEn,
265 3 => S_FIFO_READn,
266 4 => S_FIFO_WRITEn,
267 5 => PCI_RSTn,
268 16 => PCI_AD(0),
269 17 => PCI_AD(1),
270 18 => PCI_AD(2),
271 19 => PCI_AD(3),
272 20 => PCI_AD(4),
273 21 => PCI_AD(5),
274 22 => PCI_AD(6),
275 23 => PCI_AD(7),
276 27 => PCI_FRAMEn,
277 28 => PCI_CBEn(0),
278 29 => PCI_CBEn(1),
279 30 => PCI_CBEn(2),
280 31 => PCI_CBEn(3),
281 others => '0');
282
283 data(0) <= watch_PCI_INTAn;
284 data(1) <= R_EFn;
285 data(2) <= R_HFn;
286 data(3) <= R_FFn;
287 data(4) <= R_FIFO_READn;
288 data(5) <= R_FIFO_RESETn;
289 data(6) <= R_FIFO_RTn;
290 data(7) <= R_FIFO_WRITEn;
291 data(8) <= S_EFn;
292 data(9) <= S_HFn;
293 data(10) <= S_FFn;
294 data(11) <= S_FIFO_READn;
295 data(12) <= S_FIFO_RESETn;
296 data(13) <= S_FIFO_RTn;
297 data(14) <= S_FIFO_WRITEn;
298 data(15) <= SERIAL_IN;
299 data(16) <= SPC_RDY_IN;
300 data(17) <= SERIAL_OUT;
301 data(18) <= SPC_RDY_OUT;
302 data(26 downto 19) <= S_FIFO_Q_OUT;
303 data(34 downto 27) <= R_FIFO_Q_OUT;
304 data(66 downto 35) <= PCI_AD(31 downto 0);
305 data(70 downto 67) <= PCI_CBEn(3 downto 0);
306 data(71) <= PCI_FRAMEn;
307 data(72) <= PCI_IDSEL;
308 PCI_TRDYn <= watch_PCI_TRDYn;
309 data(73) <= watch_PCI_TRDYn;
310 data(74) <= PCI_IRDYn;
311 PCI_STOPn <= watch_PCI_STOPn;
312 data(75) <= watch_PCI_STOPn;
313 PCI_SERRn <= watch_PCI_SERRn;
314 data(76) <= watch_PCI_SERRn;
315 PCI_PERRn <= watch_PCI_PERRn;
316 data(77) <= watch_PCI_PERRn;
317 PCI_REQn <= watch_PCI_REQn;
318 data(78) <= watch_PCI_REQn;
319 data(79) <= PCI_GNTn;
320
321 I19 : MESS_1_TB
322 Port Map ( DEVSELn=>DEVSELn, INTAn=>INTAn, KONST_1=>KONST_1,
323 PCI_IDSEL=>PCI_IDSEL,
324 REG_OUT_XX7(7 downto 0)=>REG_OUT_XX7(7 downto 0),
325 TB_DEVSELn=>TB_nDEVSEL, TB_INTAn=>TB_nINTA,
326 TB_PCI_IDSEL=>TB_IDSEL );
327 I18 : VEN_REV_ID
328 Port Map ( REV_ID(7 downto 0)=>REVISON_ID(7 downto 0),
329 VEN_ID(15 downto 0)=>VENDOR_ID(15 downto 0) );
330 I16 : INTERRUPT
331 Port Map ( INT_IN_0=>SYNC_FLAG(1), INT_IN_1=>SYNC_FLAG(6),
332 INT_IN_2=>KONST_1, INT_IN_3=>KONST_1, INT_IN_4=>KONST_1,
333 INT_IN_5=>KONST_1, INT_IN_6=>KONST_1, INT_IN_7=>KONST_1,
334 INT_MASKE(7 downto 0)=>REG_OUT_XX6(7 downto 0),
335 INT_RES(7 downto 0)=>AD_REG(7 downto 0),
336 PCI_CLOCK=>PCI_CLOCK, PCI_RSTn=>PCI_RSTn,
337 READ_XX5_4=>READ_XX5_4, RESET=>REG_OUT_XX7(0),
338 TAST_RESn=>TAST_RESn, TAST_SETn=>TAST_SETn,
339 TRDYn=>TRDYn, INT_REG(7 downto 0)=>INT_REG(7 downto 0),
340 INTAn=>INTAn, PCI_INTAn=>watch_PCI_INTAn);
341 I14 : FIFO_CONTROL
342 Port Map ( FIFO_RDn=>FIFO_RDn, FLAG_IN_0=>R_ERROR,
343 FLAG_IN_4=>S_ERROR, HOLD=>READ_SEL(0), KONST_1=>KONST_1,
344 PCI_CLOCK=>PCI_CLOCK, PSC_ENABLE=>REG_OUT_XX7(1),
345 R_EFn=>R_EFn, R_FFn=>R_FFn, R_HFn=>R_HFn,
346 RESET=>REG_OUT_XX7(0), S_EFn=>S_EFn, S_FFn=>S_FFn,
347 S_FIFO_Q_OUT(7 downto 0)=>S_FIFO_Q_OUT(7 downto 0),
348 S_HFn=>S_HFn, SERIAL_IN=>SERIAL_IN,
349 SPC_ENABLE=>REG_OUT_XX7(2), SPC_RDY_IN=>SPC_RDY_IN,
350 WRITE_XX1_0=>WRITE_XX1_0, R_ERROR=>R_ERROR,
351 R_FIFO_D_IN(7 downto 0)=>R_FIFO_D_IN(7 downto 0),
352 R_FIFO_READn=>R_FIFO_READn,
353 R_FIFO_RESETn=>R_FIFO_RESETn,
354 R_FIFO_RETRANSMITn=>R_FIFO_RTn,
355 R_FIFO_WRITEn=>R_FIFO_WRITEn, RESERVE=>RESERVE,
356 S_ERROR=>S_ERROR, S_FIFO_READn=>S_FIFO_READn,
357 S_FIFO_RESETn=>S_FIFO_RESETn,
358 S_FIFO_RETRANSMITn=>S_FIFO_RTn,
359 S_FIFO_WRITEn=>S_FIFO_WRITEn, SERIAL_OUT=>SERIAL_OUT,
360 SPC_RDY_OUT=>SPC_RDY_OUT, SR_ERROR=>SR_ERROR,
361 SYNC_FLAG(7 downto 0)=>SYNC_FLAG(7 downto 0) );
362 I1 : PCI_TOP
363 Port Map ( FLAG(7 downto 0)=>SYNC_FLAG(7 downto 0),
364 INT_REG(7 downto 0)=>INT_REG(7 downto 0),
365 PCI_CBEn(3 downto 0)=>PCI_CBEn(3 downto 0),
366 PCI_CLOCK=>PCI_CLOCK, PCI_FRAMEn=>PCI_FRAMEn,
367 PCI_IDSEL=>PCI_IDSEL, PCI_IRDYn=>PCI_IRDYn,
368 PCI_RSTn=>PCI_RSTn,
369 R_FIFO_Q(7 downto 0)=>R_FIFO_Q_OUT(7 downto 0),
370 REVISON_ID(7 downto 0)=>REVISON_ID(7 downto 0),
371 VENDOR_ID(15 downto 0)=>VENDOR_ID(15 downto 0),
372 PCI_AD(31 downto 0)=>PCI_AD(31 downto 0),
373 PCI_PAR=>PCI_PAR,
374 AD_REG(31 downto 0)=>AD_REG(31 downto 0),
375 DEVSELn=>DEVSELn, FIFO_RDn=>FIFO_RDn,
376 PCI_DEVSELn=>PCI_DEVSELn, PCI_PERRn=>watch_PCI_PERRn,
377 PCI_SERRn=>watch_PCI_SERRn, PCI_STOPn=>watch_PCI_STOPn,
378 PCI_TRDYn=>watch_PCI_TRDYn,
379 READ_SEL(1 downto 0)=>READ_SEL(1 downto 0),
380 READ_XX1_0=>READ_XX1_0, READ_XX3_2=>READ_XX3_2,
381 READ_XX5_4=>READ_XX5_4, READ_XX7_6=>READ_XX7_6,
382 REG_OUT_XX0(7 downto 0)=>S_FIFO_D_IN(7 downto 0),
383 REG_OUT_XX6(7 downto 0)=>REG_OUT_XX6(7 downto 0),
384 REG_OUT_XX7(7 downto 0)=>REG_OUT_XX7(7 downto 0),
385 TRDYn=>TRDYn, WRITE_XX1_0=>WRITE_XX1_0,
386 WRITE_XX3_2=>WRITE_XX3_2, WRITE_XX5_4=>WRITE_XX5_4,
387 WRITE_XX7_6=>WRITE_XX7_6 );
388
389 receive_fifo : dhwk_fifo
390 port map (
391 clk => PCI_CLOCK,
392 din => R_FIFO_D_IN,
393 rd_en => not R_FIFO_READn,
394 rst => not R_FIFO_RESETn,
395 wr_en => not R_FIFO_WRITEn,
396 dout => R_FIFO_Q_OUT,
397 empty => R_EFn,
398 full => R_FFn,
399 prog_full => R_HFn);
400
401 send_fifo : dhwk_fifo
402 port map (
403 clk => PCI_CLOCK,
404 din => S_FIFO_D_IN,
405 rd_en => not S_FIFO_READn,
406 rst => not S_FIFO_RESETn,
407 wr_en => not S_FIFO_WRITEn,
408 dout => S_FIFO_Q_OUT,
409 empty => S_EFn,
410 full => S_FFn,
411 prog_full => S_HFn);
412
413 i_icon : icon
414 port map
415 (
416 control0 => control0
417 );
418
419 i_ila : ila
420 port map
421 (
422 control => control0,
423 clk => PCI_CLOCK,
424 data => data,
425 trig0 => trig0
426 );
427 end SCHEMATIC;
Raggedstone-1 projects
Impressum, Datenschutz