]> cvs.zerfleddert.de Git - proxmark3-svn/blob - armsrc/iclass.c
projects / proxmark3-svn / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
FIX: looks like "hf legic write" works again!
[proxmark3-svn] / armsrc / iclass.c
1 //-----------------------------------------------------------------------------
2 // Gerhard de Koning Gans - May 2008
3 // Hagen Fritsch - June 2010
4 // Gerhard de Koning Gans - May 2011
5 // Gerhard de Koning Gans - June 2012 - Added iClass card and reader emulation
6 //
7 // This code is licensed to you under the terms of the GNU GPL, version 2 or,
8 // at your option, any later version. See the LICENSE.txt file for the text of
9 // the license.
10 //-----------------------------------------------------------------------------
11 // Routines to support iClass.
12 //-----------------------------------------------------------------------------
13 // Based on ISO14443a implementation. Still in experimental phase.
14 // Contribution made during a security research at Radboud University Nijmegen
15 //
16 // Please feel free to contribute and extend iClass support!!
17 //-----------------------------------------------------------------------------
18 //
19 // FIX:
20 // ====
21 // We still have sometimes a demodulation error when snooping iClass communication.
22 // The resulting trace of a read-block-03 command may look something like this:
23 //
24 // + 22279: : 0c 03 e8 01
25 //
26 // ...with an incorrect answer...
27 //
28 // + 85: 0: TAG ff! ff! ff! ff! ff! ff! ff! ff! bb 33 bb 00 01! 0e! 04! bb !crc
29 //
30 // We still left the error signalling bytes in the traces like 0xbb
31 //
32 // A correct trace should look like this:
33 //
34 // + 21112: : 0c 03 e8 01
35 // + 85: 0: TAG ff ff ff ff ff ff ff ff ea f5
36 //
37 //-----------------------------------------------------------------------------
38
39 #include "proxmark3.h"
40 #include "apps.h"
41 #include "util.h"
42 #include "string.h"
43 #include "common.h"
44 #include "cmd.h"
45 // Needed for CRC in emulation mode;
46 // same construction as in ISO 14443;
47 // different initial value (CRC_ICLASS)
48 #include "iso14443crc.h"
49 #include "iso15693tools.h"
50 #include "protocols.h"
51 #include "optimized_cipher.h"
52
53 static int timeout = 4096;
54
55
56 static int SendIClassAnswer(uint8_t *resp, int respLen, int delay);
57
58 //-----------------------------------------------------------------------------
59 // The software UART that receives commands from the reader, and its state
60 // variables.
61 //-----------------------------------------------------------------------------
62 static struct {
63 enum {
64 STATE_UNSYNCD,
65 STATE_START_OF_COMMUNICATION,
66 STATE_RECEIVING
67 } state;
68 uint16_t shiftReg;
69 int bitCnt;
70 int byteCnt;
71 int byteCntMax;
72 int posCnt;
73 int nOutOfCnt;
74 int OutOfCnt;
75 int syncBit;
76 int samples;
77 int highCnt;
78 int swapper;
79 int counter;
80 int bitBuffer;
81 int dropPosition;
82 uint8_t *output;
83 } Uart;
84
85 static RAMFUNC int OutOfNDecoding(int bit)
86 {
87 //int error = 0;
88 int bitright;
89
90 if(!Uart.bitBuffer) {
91 Uart.bitBuffer = bit ^ 0xFF0;
92 return FALSE;
93 }
94 else {
95 Uart.bitBuffer <<= 4;
96 Uart.bitBuffer ^= bit;
97 }
98
99 /*if(Uart.swapper) {
100 Uart.output[Uart.byteCnt] = Uart.bitBuffer & 0xFF;
101 Uart.byteCnt++;
102 Uart.swapper = 0;
103 if(Uart.byteCnt > 15) { return TRUE; }
104 }
105 else {
106 Uart.swapper = 1;
107 }*/
108
109 if(Uart.state != STATE_UNSYNCD) {
110 Uart.posCnt++;
111
112 if((Uart.bitBuffer & Uart.syncBit) ^ Uart.syncBit) {
113 bit = 0x00;
114 }
115 else {
116 bit = 0x01;
117 }
118 if(((Uart.bitBuffer << 1) & Uart.syncBit) ^ Uart.syncBit) {
119 bitright = 0x00;
120 }
121 else {
122 bitright = 0x01;
123 }
124 if(bit != bitright) { bit = bitright; }
125
126
127 // So, now we only have to deal with *bit*, lets see...
128 if(Uart.posCnt == 1) {
129 // measurement first half bitperiod
130 if(!bit) {
131 // Drop in first half means that we are either seeing
132 // an SOF or an EOF.
133
134 if(Uart.nOutOfCnt == 1) {
135 // End of Communication
136 Uart.state = STATE_UNSYNCD;
137 Uart.highCnt = 0;
138 if(Uart.byteCnt == 0) {
139 // Its not straightforward to show single EOFs
140 // So just leave it and do not return TRUE
141 Uart.output[0] = 0xf0;
142 Uart.byteCnt++;
143 }
144 else {
145 return TRUE;
146 }
147 }
148 else if(Uart.state != STATE_START_OF_COMMUNICATION) {
149 // When not part of SOF or EOF, it is an error
150 Uart.state = STATE_UNSYNCD;
151 Uart.highCnt = 0;
152 //error = 4;
153 }
154 }
155 }
156 else {
157 // measurement second half bitperiod
158 // Count the bitslot we are in... (ISO 15693)
159 Uart.nOutOfCnt++;
160
161 if(!bit) {
162 if(Uart.dropPosition) {
163 if(Uart.state == STATE_START_OF_COMMUNICATION) {
164 //error = 1;
165 }
166 else {
167 //error = 7;
168 }
169 // It is an error if we already have seen a drop in current frame
170 Uart.state = STATE_UNSYNCD;
171 Uart.highCnt = 0;
172 }
173 else {
174 Uart.dropPosition = Uart.nOutOfCnt;
175 }
176 }
177
178 Uart.posCnt = 0;
179
180
181 if(Uart.nOutOfCnt == Uart.OutOfCnt && Uart.OutOfCnt == 4) {
182 Uart.nOutOfCnt = 0;
183
184 if(Uart.state == STATE_START_OF_COMMUNICATION) {
185 if(Uart.dropPosition == 4) {
186 Uart.state = STATE_RECEIVING;
187 Uart.OutOfCnt = 256;
188 }
189 else if(Uart.dropPosition == 3) {
190 Uart.state = STATE_RECEIVING;
191 Uart.OutOfCnt = 4;
192 //Uart.output[Uart.byteCnt] = 0xdd;
193 //Uart.byteCnt++;
194 }
195 else {
196 Uart.state = STATE_UNSYNCD;
197 Uart.highCnt = 0;
198 }
199 Uart.dropPosition = 0;
200 }
201 else {
202 // RECEIVING DATA
203 // 1 out of 4
204 if(!Uart.dropPosition) {
205 Uart.state = STATE_UNSYNCD;
206 Uart.highCnt = 0;
207 //error = 9;
208 }
209 else {
210 Uart.shiftReg >>= 2;
211
212 // Swap bit order
213 Uart.dropPosition--;
214 //if(Uart.dropPosition == 1) { Uart.dropPosition = 2; }
215 //else if(Uart.dropPosition == 2) { Uart.dropPosition = 1; }
216
217 Uart.shiftReg ^= ((Uart.dropPosition & 0x03) << 6);
218 Uart.bitCnt += 2;
219 Uart.dropPosition = 0;
220
221 if(Uart.bitCnt == 8) {
222 Uart.output[Uart.byteCnt] = (Uart.shiftReg & 0xff);
223 Uart.byteCnt++;
224 Uart.bitCnt = 0;
225 Uart.shiftReg = 0;
226 }
227 }
228 }
229 }
230 else if(Uart.nOutOfCnt == Uart.OutOfCnt) {
231 // RECEIVING DATA
232 // 1 out of 256
233 if(!Uart.dropPosition) {
234 Uart.state = STATE_UNSYNCD;
235 Uart.highCnt = 0;
236 //error = 3;
237 }
238 else {
239 Uart.dropPosition--;
240 Uart.output[Uart.byteCnt] = (Uart.dropPosition & 0xff);
241 Uart.byteCnt++;
242 Uart.bitCnt = 0;
243 Uart.shiftReg = 0;
244 Uart.nOutOfCnt = 0;
245 Uart.dropPosition = 0;
246 }
247 }
248
249 /*if(error) {
250 Uart.output[Uart.byteCnt] = 0xAA;
251 Uart.byteCnt++;
252 Uart.output[Uart.byteCnt] = error & 0xFF;
253 Uart.byteCnt++;
254 Uart.output[Uart.byteCnt] = 0xAA;
255 Uart.byteCnt++;
256 Uart.output[Uart.byteCnt] = (Uart.bitBuffer >> 8) & 0xFF;
257 Uart.byteCnt++;
258 Uart.output[Uart.byteCnt] = Uart.bitBuffer & 0xFF;
259 Uart.byteCnt++;
260 Uart.output[Uart.byteCnt] = (Uart.syncBit >> 3) & 0xFF;
261 Uart.byteCnt++;
262 Uart.output[Uart.byteCnt] = 0xAA;
263 Uart.byteCnt++;
264 return TRUE;
265 }*/
266 }
267
268 }
269 else {
270 bit = Uart.bitBuffer & 0xf0;
271 bit >>= 4;
272 bit ^= 0x0F; // drops become 1s ;-)
273 if(bit) {
274 // should have been high or at least (4 * 128) / fc
275 // according to ISO this should be at least (9 * 128 + 20) / fc
276 if(Uart.highCnt == 8) {
277 // we went low, so this could be start of communication
278 // it turns out to be safer to choose a less significant
279 // syncbit... so we check whether the neighbour also represents the drop
280 Uart.posCnt = 1; // apparently we are busy with our first half bit period
281 Uart.syncBit = bit & 8;
282 Uart.samples = 3;
283 if(!Uart.syncBit) { Uart.syncBit = bit & 4; Uart.samples = 2; }
284 else if(bit & 4) { Uart.syncBit = bit & 4; Uart.samples = 2; bit <<= 2; }
285 if(!Uart.syncBit) { Uart.syncBit = bit & 2; Uart.samples = 1; }
286 else if(bit & 2) { Uart.syncBit = bit & 2; Uart.samples = 1; bit <<= 1; }
287 if(!Uart.syncBit) { Uart.syncBit = bit & 1; Uart.samples = 0;
288 if(Uart.syncBit && (Uart.bitBuffer & 8)) {
289 Uart.syncBit = 8;
290
291 // the first half bit period is expected in next sample
292 Uart.posCnt = 0;
293 Uart.samples = 3;
294 }
295 }
296 else if(bit & 1) { Uart.syncBit = bit & 1; Uart.samples = 0; }
297
298 Uart.syncBit <<= 4;
299 Uart.state = STATE_START_OF_COMMUNICATION;
300 Uart.bitCnt = 0;
301 Uart.byteCnt = 0;
302 Uart.nOutOfCnt = 0;
303 Uart.OutOfCnt = 4; // Start at 1/4, could switch to 1/256
304 Uart.dropPosition = 0;
305 Uart.shiftReg = 0;
306 //error = 0;
307 }
308 else {
309 Uart.highCnt = 0;
310 }
311 }
312 else {
313 if(Uart.highCnt < 8) {
314 Uart.highCnt++;
315 }
316 }
317 }
318
319 return FALSE;
320 }
321
322 //=============================================================================
323 // Manchester
324 //=============================================================================
325
326 static struct {
327 enum {
328 DEMOD_UNSYNCD,
329 DEMOD_START_OF_COMMUNICATION,
330 DEMOD_START_OF_COMMUNICATION2,
331 DEMOD_START_OF_COMMUNICATION3,
332 DEMOD_SOF_COMPLETE,
333 DEMOD_MANCHESTER_D,
334 DEMOD_MANCHESTER_E,
335 DEMOD_END_OF_COMMUNICATION,
336 DEMOD_END_OF_COMMUNICATION2,
337 DEMOD_MANCHESTER_F,
338 DEMOD_ERROR_WAIT
339 } state;
340 int bitCount;
341 int posCount;
342 int syncBit;
343 uint16_t shiftReg;
344 int buffer;
345 int buffer2;
346 int buffer3;
347 int buff;
348 int samples;
349 int len;
350 enum {
351 SUB_NONE,
352 SUB_FIRST_HALF,
353 SUB_SECOND_HALF,
354 SUB_BOTH
355 } sub;
356 uint8_t *output;
357 } Demod;
358
359 static RAMFUNC int ManchesterDecoding(int v)
360 {
361 int bit;
362 int modulation;
363 int error = 0;
364
365 bit = Demod.buffer;
366 Demod.buffer = Demod.buffer2;
367 Demod.buffer2 = Demod.buffer3;
368 Demod.buffer3 = v;
369
370 if(Demod.buff < 3) {
371 Demod.buff++;
372 return FALSE;
373 }
374
375 if(Demod.state==DEMOD_UNSYNCD) {
376 Demod.output[Demod.len] = 0xfa;
377 Demod.syncBit = 0;
378 //Demod.samples = 0;
379 Demod.posCount = 1; // This is the first half bit period, so after syncing handle the second part
380
381 if(bit & 0x08) {
382 Demod.syncBit = 0x08;
383 }
384
385 if(bit & 0x04) {
386 if(Demod.syncBit) {
387 bit <<= 4;
388 }
389 Demod.syncBit = 0x04;
390 }
391
392 if(bit & 0x02) {
393 if(Demod.syncBit) {
394 bit <<= 2;
395 }
396 Demod.syncBit = 0x02;
397 }
398
399 if(bit & 0x01 && Demod.syncBit) {
400 Demod.syncBit = 0x01;
401 }
402
403 if(Demod.syncBit) {
404 Demod.len = 0;
405 Demod.state = DEMOD_START_OF_COMMUNICATION;
406 Demod.sub = SUB_FIRST_HALF;
407 Demod.bitCount = 0;
408 Demod.shiftReg = 0;
409 Demod.samples = 0;
410 if(Demod.posCount) {
411 //if(trigger) LED_A_OFF(); // Not useful in this case...
412 switch(Demod.syncBit) {
413 case 0x08: Demod.samples = 3; break;
414 case 0x04: Demod.samples = 2; break;
415 case 0x02: Demod.samples = 1; break;
416 case 0x01: Demod.samples = 0; break;
417 }
418 // SOF must be long burst... otherwise stay unsynced!!!
419 if(!(Demod.buffer & Demod.syncBit) || !(Demod.buffer2 & Demod.syncBit)) {
420 Demod.state = DEMOD_UNSYNCD;
421 }
422 }
423 else {
424 // SOF must be long burst... otherwise stay unsynced!!!
425 if(!(Demod.buffer2 & Demod.syncBit) || !(Demod.buffer3 & Demod.syncBit)) {
426 Demod.state = DEMOD_UNSYNCD;
427 error = 0x88;
428 }
429
430 // TODO: use this error value to print? Ask Holiman.
431 // 2016-01-08 iceman
432 }
433 error = 0;
434 }
435 }
436 else {
437 modulation = bit & Demod.syncBit;
438 modulation |= ((bit << 1) ^ ((Demod.buffer & 0x08) >> 3)) & Demod.syncBit;
439
440 Demod.samples += 4;
441
442 if(Demod.posCount==0) {
443 Demod.posCount = 1;
444 if(modulation) {
445 Demod.sub = SUB_FIRST_HALF;
446 }
447 else {
448 Demod.sub = SUB_NONE;
449 }
450 }
451 else {
452 Demod.posCount = 0;
453 /*(modulation && (Demod.sub == SUB_FIRST_HALF)) {
454 if(Demod.state!=DEMOD_ERROR_WAIT) {
455 Demod.state = DEMOD_ERROR_WAIT;
456 Demod.output[Demod.len] = 0xaa;
457 error = 0x01;
458 }
459 }*/
460 //else if(modulation) {
461 if(modulation) {
462 if(Demod.sub == SUB_FIRST_HALF) {
463 Demod.sub = SUB_BOTH;
464 }
465 else {
466 Demod.sub = SUB_SECOND_HALF;
467 }
468 }
469 else if(Demod.sub == SUB_NONE) {
470 if(Demod.state == DEMOD_SOF_COMPLETE) {
471 Demod.output[Demod.len] = 0x0f;
472 Demod.len++;
473 Demod.state = DEMOD_UNSYNCD;
474 // error = 0x0f;
475 return TRUE;
476 }
477 else {
478 Demod.state = DEMOD_ERROR_WAIT;
479 error = 0x33;
480 }
481 /*if(Demod.state!=DEMOD_ERROR_WAIT) {
482 Demod.state = DEMOD_ERROR_WAIT;
483 Demod.output[Demod.len] = 0xaa;
484 error = 0x01;
485 }*/
486 }
487
488 switch(Demod.state) {
489 case DEMOD_START_OF_COMMUNICATION:
490 if(Demod.sub == SUB_BOTH) {
491 //Demod.state = DEMOD_MANCHESTER_D;
492 Demod.state = DEMOD_START_OF_COMMUNICATION2;
493 Demod.posCount = 1;
494 Demod.sub = SUB_NONE;
495 }
496 else {
497 Demod.output[Demod.len] = 0xab;
498 Demod.state = DEMOD_ERROR_WAIT;
499 error = 0xd2;
500 }
501 break;
502 case DEMOD_START_OF_COMMUNICATION2:
503 if(Demod.sub == SUB_SECOND_HALF) {
504 Demod.state = DEMOD_START_OF_COMMUNICATION3;
505 }
506 else {
507 Demod.output[Demod.len] = 0xab;
508 Demod.state = DEMOD_ERROR_WAIT;
509 error = 0xd3;
510 }
511 break;
512 case DEMOD_START_OF_COMMUNICATION3:
513 if(Demod.sub == SUB_SECOND_HALF) {
514 // Demod.state = DEMOD_MANCHESTER_D;
515 Demod.state = DEMOD_SOF_COMPLETE;
516 //Demod.output[Demod.len] = Demod.syncBit & 0xFF;
517 //Demod.len++;
518 }
519 else {
520 Demod.output[Demod.len] = 0xab;
521 Demod.state = DEMOD_ERROR_WAIT;
522 error = 0xd4;
523 }
524 break;
525 case DEMOD_SOF_COMPLETE:
526 case DEMOD_MANCHESTER_D:
527 case DEMOD_MANCHESTER_E:
528 // OPPOSITE FROM ISO14443 - 11110000 = 0 (1 in 14443)
529 // 00001111 = 1 (0 in 14443)
530 if(Demod.sub == SUB_SECOND_HALF) { // SUB_FIRST_HALF
531 Demod.bitCount++;
532 Demod.shiftReg = (Demod.shiftReg >> 1) ^ 0x100;
533 Demod.state = DEMOD_MANCHESTER_D;
534 }
535 else if(Demod.sub == SUB_FIRST_HALF) { // SUB_SECOND_HALF
536 Demod.bitCount++;
537 Demod.shiftReg >>= 1;
538 Demod.state = DEMOD_MANCHESTER_E;
539 }
540 else if(Demod.sub == SUB_BOTH) {
541 Demod.state = DEMOD_MANCHESTER_F;
542 }
543 else {
544 Demod.state = DEMOD_ERROR_WAIT;
545 error = 0x55;
546 }
547 break;
548
549 case DEMOD_MANCHESTER_F:
550 // Tag response does not need to be a complete byte!
551 if(Demod.len > 0 || Demod.bitCount > 0) {
552 if(Demod.bitCount > 1) { // was > 0, do not interpret last closing bit, is part of EOF
553 Demod.shiftReg >>= (9 - Demod.bitCount); // right align data
554 Demod.output[Demod.len] = Demod.shiftReg & 0xff;
555 Demod.len++;
556 }
557
558 Demod.state = DEMOD_UNSYNCD;
559 return TRUE;
560 }
561 else {
562 Demod.output[Demod.len] = 0xad;
563 Demod.state = DEMOD_ERROR_WAIT;
564 error = 0x03;
565 }
566 break;
567
568 case DEMOD_ERROR_WAIT:
569 Demod.state = DEMOD_UNSYNCD;
570 break;
571
572 default:
573 Demod.output[Demod.len] = 0xdd;
574 Demod.state = DEMOD_UNSYNCD;
575 break;
576 }
577
578 /*if(Demod.bitCount>=9) {
579 Demod.output[Demod.len] = Demod.shiftReg & 0xff;
580 Demod.len++;
581
582 Demod.parityBits <<= 1;
583 Demod.parityBits ^= ((Demod.shiftReg >> 8) & 0x01);
584
585 Demod.bitCount = 0;
586 Demod.shiftReg = 0;
587 }*/
588 if(Demod.bitCount>=8) {
589 Demod.shiftReg >>= 1;
590 Demod.output[Demod.len] = (Demod.shiftReg & 0xff);
591 Demod.len++;
592 Demod.bitCount = 0;
593 Demod.shiftReg = 0;
594 }
595
596 if(error) {
597 Demod.output[Demod.len] = 0xBB;
598 Demod.len++;
599 Demod.output[Demod.len] = error & 0xFF;
600 Demod.len++;
601 Demod.output[Demod.len] = 0xBB;
602 Demod.len++;
603 Demod.output[Demod.len] = bit & 0xFF;
604 Demod.len++;
605 Demod.output[Demod.len] = Demod.buffer & 0xFF;
606 Demod.len++;
607 // Look harder ;-)
608 Demod.output[Demod.len] = Demod.buffer2 & 0xFF;
609 Demod.len++;
610 Demod.output[Demod.len] = Demod.syncBit & 0xFF;
611 Demod.len++;
612 Demod.output[Demod.len] = 0xBB;
613 Demod.len++;
614 return TRUE;
615 }
616
617 }
618
619 } // end (state != UNSYNCED)
620
621 return FALSE;
622 }
623
624 //=============================================================================
625 // Finally, a `sniffer' for iClass communication
626 // Both sides of communication!
627 //=============================================================================
628
629 //-----------------------------------------------------------------------------
630 // Record the sequence of commands sent by the reader to the tag, with
631 // triggering so that we start recording at the point that the tag is moved
632 // near the reader.
633 //-----------------------------------------------------------------------------
634 void RAMFUNC SnoopIClass(void)
635 {
636 // We won't start recording the frames that we acquire until we trigger;
637 // a good trigger condition to get started is probably when we see a
638 // response from the tag.
639 //int triggered = FALSE; // FALSE to wait first for card
640
641 // The command (reader -> tag) that we're receiving.
642 // The length of a received command will in most cases be no more than 18 bytes.
643 // So 32 should be enough!
644 #define ICLASS_BUFFER_SIZE 32
645 uint8_t readerToTagCmd[ICLASS_BUFFER_SIZE];
646 // The response (tag -> reader) that we're receiving.
647 uint8_t tagToReaderResponse[ICLASS_BUFFER_SIZE];
648
649 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
650
651 // free all BigBuf memory
652 BigBuf_free();
653 // The DMA buffer, used to stream samples from the FPGA
654 uint8_t *dmaBuf = BigBuf_malloc(DMA_BUFFER_SIZE);
655
656 clear_trace();
657 set_tracing(TRUE);
658
659 iso14a_set_trigger(FALSE);
660
661 int lastRxCounter;
662 uint8_t *upTo;
663 int smpl;
664 int maxBehindBy = 0;
665
666 // Count of samples received so far, so that we can include timing
667 // information in the trace buffer.
668 int samples = 0;
669 rsamples = 0;
670
671 // Set up the demodulator for tag -> reader responses.
672 Demod.output = tagToReaderResponse;
673 Demod.len = 0;
674 Demod.state = DEMOD_UNSYNCD;
675
676 // Setup for the DMA.
677 FpgaSetupSsc();
678 upTo = dmaBuf;
679 lastRxCounter = DMA_BUFFER_SIZE;
680 // Setup and start DMA.
681 if ( !FpgaSetupSscDma((uint8_t*) dmaBuf, DMA_BUFFER_SIZE) ){
682 if (MF_DBGLEVEL > 1) Dbprintf("FpgaSetupSscDma failed. Exiting");
683 return;
684 }
685
686 // And the reader -> tag commands
687 memset(&Uart, 0, sizeof(Uart));
688 Uart.output = readerToTagCmd;
689 Uart.byteCntMax = 32; // was 100 (greg)////////////////////////////////////////////////////////////////////////
690 Uart.state = STATE_UNSYNCD;
691
692 // And put the FPGA in the appropriate mode
693 // Signal field is off with the appropriate LED
694 LED_D_OFF();
695 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_SNIFFER);
696 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
697
698 uint32_t time_0 = GetCountSspClk();
699 uint32_t time_start = 0;
700 uint32_t time_stop = 0;
701
702 int div = 0;
703 //int div2 = 0;
704 int decbyte = 0;
705 int decbyter = 0;
706
707 // And now we loop, receiving samples.
708 for(;;) {
709 LED_A_ON();
710 WDT_HIT();
711 int behindBy = (lastRxCounter - AT91C_BASE_PDC_SSC->PDC_RCR) & (DMA_BUFFER_SIZE-1);
712
713 if ( behindBy > maxBehindBy) {
714 maxBehindBy = behindBy;
715 if ( behindBy > (9 * DMA_BUFFER_SIZE / 10)) {
716 Dbprintf("blew circular buffer! behindBy=0x%x", behindBy);
717 goto done;
718 }
719 }
720 if( behindBy < 1) continue;
721
722 LED_A_OFF();
723 smpl = upTo[0];
724 upTo++;
725 lastRxCounter -= 1;
726 if (upTo - dmaBuf > DMA_BUFFER_SIZE) {
727 upTo -= DMA_BUFFER_SIZE;
728 lastRxCounter += DMA_BUFFER_SIZE;
729 AT91C_BASE_PDC_SSC->PDC_RNPR = (uint32_t) upTo;
730 AT91C_BASE_PDC_SSC->PDC_RNCR = DMA_BUFFER_SIZE;
731 }
732
733 //samples += 4;
734 samples += 1;
735
736 if(smpl & 0xF)
737 decbyte ^= (1 << (3 - div));
738
739
740 // FOR READER SIDE COMMUMICATION...
741
742 decbyter <<= 2;
743 decbyter ^= (smpl & 0x30);
744
745 ++div;
746
747 if (( div + 1) % 2 == 0) {
748 smpl = decbyter;
749 if ( OutOfNDecoding((smpl & 0xF0) >> 4)) {
750 rsamples = samples - Uart.samples;
751 time_stop = (GetCountSspClk()-time_0) << 4;
752 LED_C_ON();
753
754 //if(!LogTrace(Uart.output,Uart.byteCnt, rsamples, Uart.parityBits,TRUE)) break;
755 //if(!LogTrace(NULL, 0, Uart.endTime*16 - DELAY_READER_AIR2ARM_AS_SNIFFER, 0, TRUE)) break;
756 if(tracing) {
757 uint8_t parity[MAX_PARITY_SIZE];
758 GetParity(Uart.output, Uart.byteCnt, parity);
759 LogTrace(Uart.output,Uart.byteCnt, time_start, time_stop, parity, TRUE);
760 }
761
762 /* And ready to receive another command. */
763 Uart.state = STATE_UNSYNCD;
764 /* And also reset the demod code, which might have been */
765 /* false-triggered by the commands from the reader. */
766 Demod.state = DEMOD_UNSYNCD;
767 LED_B_OFF();
768 Uart.byteCnt = 0;
769 } else {
770 time_start = (GetCountSspClk()-time_0) << 4;
771 }
772 decbyter = 0;
773 }
774
775 if(div > 3) {
776 smpl = decbyte;
777 if(ManchesterDecoding(smpl & 0x0F)) {
778 time_stop = (GetCountSspClk()-time_0) << 4;
779
780 rsamples = samples - Demod.samples;
781 LED_B_ON();
782
783 if(tracing) {
784 uint8_t parity[MAX_PARITY_SIZE];
785 GetParity(Demod.output, Demod.len, parity);
786 LogTrace(Demod.output, Demod.len, time_start, time_stop, parity, FALSE);
787 }
788
789 // And ready to receive another response.
790 memset(&Demod, 0, sizeof(Demod));
791 Demod.output = tagToReaderResponse;
792 Demod.state = DEMOD_UNSYNCD;
793 LED_C_OFF();
794 } else {
795 time_start = (GetCountSspClk()-time_0) << 4;
796 }
797
798 div = 0;
799 decbyte = 0x00;
800 }
801
802 if (BUTTON_PRESS()) {
803 DbpString("cancelled_a");
804 goto done;
805 }
806 }
807
808 DbpString("COMMAND FINISHED");
809
810 Dbprintf("%x %x %x", maxBehindBy, Uart.state, Uart.byteCnt);
811 Dbprintf("%x %x %x", Uart.byteCntMax, BigBuf_get_traceLen(), (int)Uart.output[0]);
812
813 done:
814 FpgaDisableSscDma();
815 Dbprintf("%x %x %x", maxBehindBy, Uart.state, Uart.byteCnt);
816 Dbprintf("%x %x %x", Uart.byteCntMax, BigBuf_get_traceLen(), (int)Uart.output[0]);
817 LEDsoff();
818 set_tracing(FALSE);
819 }
820
821 void rotateCSN(uint8_t* originalCSN, uint8_t* rotatedCSN) {
822 int i;
823 for(i = 0; i < 8; i++)
824 rotatedCSN[i] = (originalCSN[i] >> 3) | (originalCSN[(i+1)%8] << 5);
825 }
826
827 //-----------------------------------------------------------------------------
828 // Wait for commands from reader
829 // Stop when button is pressed
830 // Or return TRUE when command is captured
831 //-----------------------------------------------------------------------------
832 static int GetIClassCommandFromReader(uint8_t *received, int *len, int maxLen)
833 {
834 // Set FPGA mode to "simulated ISO 14443 tag", no modulation (listen
835 // only, since we are receiving, not transmitting).
836 // Signal field is off with the appropriate LED
837 LED_D_OFF();
838 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
839
840 // Now run a `software UART' on the stream of incoming samples.
841 Uart.output = received;
842 Uart.byteCntMax = maxLen;
843 Uart.state = STATE_UNSYNCD;
844
845 for(;;) {
846 WDT_HIT();
847
848 if(BUTTON_PRESS()) return FALSE;
849
850 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
851 AT91C_BASE_SSC->SSC_THR = 0x00;
852 }
853 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
854 uint8_t b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
855
856 if(OutOfNDecoding(b & 0x0f)) {
857 *len = Uart.byteCnt;
858 return TRUE;
859 }
860 }
861 }
862 }
863
864 static uint8_t encode4Bits(const uint8_t b)
865 {
866 uint8_t c = b & 0xF;
867 // OTA, the least significant bits first
868 // The columns are
869 // 1 - Bit value to send
870 // 2 - Reversed (big-endian)
871 // 3 - Encoded
872 // 4 - Hex values
873
874 switch(c){
875 // 1 2 3 4
876 case 15: return 0x55; // 1111 -> 1111 -> 01010101 -> 0x55
877 case 14: return 0x95; // 1110 -> 0111 -> 10010101 -> 0x95
878 case 13: return 0x65; // 1101 -> 1011 -> 01100101 -> 0x65
879 case 12: return 0xa5; // 1100 -> 0011 -> 10100101 -> 0xa5
880 case 11: return 0x59; // 1011 -> 1101 -> 01011001 -> 0x59
881 case 10: return 0x99; // 1010 -> 0101 -> 10011001 -> 0x99
882 case 9: return 0x69; // 1001 -> 1001 -> 01101001 -> 0x69
883 case 8: return 0xa9; // 1000 -> 0001 -> 10101001 -> 0xa9
884 case 7: return 0x56; // 0111 -> 1110 -> 01010110 -> 0x56
885 case 6: return 0x96; // 0110 -> 0110 -> 10010110 -> 0x96
886 case 5: return 0x66; // 0101 -> 1010 -> 01100110 -> 0x66
887 case 4: return 0xa6; // 0100 -> 0010 -> 10100110 -> 0xa6
888 case 3: return 0x5a; // 0011 -> 1100 -> 01011010 -> 0x5a
889 case 2: return 0x9a; // 0010 -> 0100 -> 10011010 -> 0x9a
890 case 1: return 0x6a; // 0001 -> 1000 -> 01101010 -> 0x6a
891 default: return 0xaa; // 0000 -> 0000 -> 10101010 -> 0xaa
892
893 }
894 }
895
896 //-----------------------------------------------------------------------------
897 // Prepare tag messages
898 //-----------------------------------------------------------------------------
899 static void CodeIClassTagAnswer(const uint8_t *cmd, int len)
900 {
901
902 /*
903 * SOF comprises 3 parts;
904 * * An unmodulated time of 56.64 us
905 * * 24 pulses of 423.75 KHz (fc/32)
906 * * A logic 1, which starts with an unmodulated time of 18.88us
907 * followed by 8 pulses of 423.75kHz (fc/32)
908 *
909 *
910 * EOF comprises 3 parts:
911 * - A logic 0 (which starts with 8 pulses of fc/32 followed by an unmodulated
912 * time of 18.88us.
913 * - 24 pulses of fc/32
914 * - An unmodulated time of 56.64 us
915 *
916 *
917 * A logic 0 starts with 8 pulses of fc/32
918 * followed by an unmodulated time of 256/fc (~18,88us).
919 *
920 * A logic 0 starts with unmodulated time of 256/fc (~18,88us) followed by
921 * 8 pulses of fc/32 (also 18.88us)
922 *
923 * The mode FPGA_HF_SIMULATOR_MODULATE_424K_8BIT which we use to simulate tag,
924 * works like this.
925 * - A 1-bit input to the FPGA becomes 8 pulses on 423.5kHz (fc/32) (18.88us).
926 * - A 0-bit input to the FPGA becomes an unmodulated time of 18.88us
927 *
928 * In this mode the SOF can be written as 00011101 = 0x1D
929 * The EOF can be written as 10111000 = 0xb8
930 * A logic 1 is 01
931 * A logic 0 is 10
932 *
933 * */
934
935 int i;
936
937 ToSendReset();
938
939 // Send SOF
940 ToSend[++ToSendMax] = 0x1D;
941
942 for(i = 0; i < len; i++) {
943 uint8_t b = cmd[i];
944 ToSend[++ToSendMax] = encode4Bits(b & 0xF); //Least significant half
945 ToSend[++ToSendMax] = encode4Bits((b >>4) & 0xF);//Most significant half
946 }
947
948 // Send EOF
949 ToSend[++ToSendMax] = 0xB8;
950 //lastProxToAirDuration = 8*ToSendMax - 3*8 - 3*8;//Not counting zeroes in the beginning or end
951 // Convert from last byte pos to length
952 ToSendMax++;
953 }
954
955 // Only SOF
956 static void CodeIClassTagSOF()
957 {
958 //So far a dummy implementation, not used
959 //int lastProxToAirDuration =0;
960
961 ToSendReset();
962 // Send SOF
963 ToSend[++ToSendMax] = 0x1D;
964 // lastProxToAirDuration = 8*ToSendMax - 3*8;//Not counting zeroes in the beginning
965
966 // Convert from last byte pos to length
967 ToSendMax++;
968 }
969 #define MODE_SIM_CSN 0
970 #define MODE_EXIT_AFTER_MAC 1
971 #define MODE_FULLSIM 2
972
973 int doIClassSimulation(int simulationMode, uint8_t *reader_mac_buf);
974 /**
975 * @brief SimulateIClass simulates an iClass card.
976 * @param arg0 type of simulation
977 * - 0 uses the first 8 bytes in usb data as CSN
978 * - 2 "dismantling iclass"-attack. This mode iterates through all CSN's specified
979 * in the usb data. This mode collects MAC from the reader, in order to do an offline
980 * attack on the keys. For more info, see "dismantling iclass" and proxclone.com.
981 * - Other : Uses the default CSN (031fec8af7ff12e0)
982 * @param arg1 - number of CSN's contained in datain (applicable for mode 2 only)
983 * @param arg2
984 * @param datain
985 */
986 void SimulateIClass(uint32_t arg0, uint32_t arg1, uint32_t arg2, uint8_t *datain)
987 {
988 uint32_t simType = arg0;
989 uint32_t numberOfCSNS = arg1;
990 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
991
992 // Enable and clear the trace
993 clear_trace();
994 set_tracing(TRUE);
995
996 //Use the emulator memory for SIM
997 uint8_t *emulator = BigBuf_get_EM_addr();
998
999 if(simType == 0) {
1000 // Use the CSN from commandline
1001 memcpy(emulator, datain, 8);
1002 doIClassSimulation(MODE_SIM_CSN,NULL);
1003 }else if(simType == 1)
1004 {
1005 //Default CSN
1006 uint8_t csn_crc[] = { 0x03, 0x1f, 0xec, 0x8a, 0xf7, 0xff, 0x12, 0xe0, 0x00, 0x00 };
1007 // Use the CSN from commandline
1008 memcpy(emulator, csn_crc, 8);
1009 doIClassSimulation(MODE_SIM_CSN,NULL);
1010 }
1011 else if(simType == 2)
1012 {
1013
1014 uint8_t mac_responses[USB_CMD_DATA_SIZE] = { 0 };
1015 Dbprintf("Going into attack mode, %d CSNS sent", numberOfCSNS);
1016 // In this mode, a number of csns are within datain. We'll simulate each one, one at a time
1017 // in order to collect MAC's from the reader. This can later be used in an offlne-attack
1018 // in order to obtain the keys, as in the "dismantling iclass"-paper.
1019 int i = 0;
1020 for( ; i < numberOfCSNS && i*8+8 < USB_CMD_DATA_SIZE; i++)
1021 {
1022 // The usb data is 512 bytes, fitting 65 8-byte CSNs in there.
1023
1024 memcpy(emulator, datain+(i*8), 8);
1025 if(doIClassSimulation(MODE_EXIT_AFTER_MAC,mac_responses+i*8))
1026 {
1027 cmd_send(CMD_ACK,CMD_SIMULATE_TAG_ICLASS,i,0,mac_responses,i*8);
1028 return; // Button pressed
1029 }
1030 }
1031 cmd_send(CMD_ACK,CMD_SIMULATE_TAG_ICLASS,i,0,mac_responses,i*8);
1032
1033 }else if(simType == 3){
1034 //This is 'full sim' mode, where we use the emulator storage for data.
1035 doIClassSimulation(MODE_FULLSIM, NULL);
1036 }
1037 else{
1038 // We may want a mode here where we hardcode the csns to use (from proxclone).
1039 // That will speed things up a little, but not required just yet.
1040 Dbprintf("The mode is not implemented, reserved for future use");
1041 }
1042 Dbprintf("Done...");
1043 set_tracing(FALSE);
1044 }
1045 void AppendCrc(uint8_t* data, int len)
1046 {
1047 ComputeCrc14443(CRC_ICLASS,data,len,data+len,data+len+1);
1048 }
1049
1050 /**
1051 * @brief Does the actual simulation
1052 * @param csn - csn to use
1053 * @param breakAfterMacReceived if true, returns after reader MAC has been received.
1054 */
1055 int doIClassSimulation( int simulationMode, uint8_t *reader_mac_buf)
1056 {
1057 // free eventually allocated BigBuf memory
1058 BigBuf_free_keep_EM();
1059
1060 State cipher_state;
1061 // State cipher_state_reserve;
1062 uint8_t *csn = BigBuf_get_EM_addr();
1063 uint8_t *emulator = csn;
1064 uint8_t sof_data[] = { 0x0F} ;
1065 // CSN followed by two CRC bytes
1066 uint8_t anticoll_data[10] = { 0 };
1067 uint8_t csn_data[10] = { 0 };
1068 memcpy(csn_data,csn,sizeof(csn_data));
1069 Dbprintf("Simulating CSN %02x%02x%02x%02x%02x%02x%02x%02x",csn[0],csn[1],csn[2],csn[3],csn[4],csn[5],csn[6],csn[7]);
1070
1071 // Construct anticollision-CSN
1072 rotateCSN(csn_data,anticoll_data);
1073
1074 // Compute CRC on both CSNs
1075 ComputeCrc14443(CRC_ICLASS, anticoll_data, 8, &anticoll_data[8], &anticoll_data[9]);
1076 ComputeCrc14443(CRC_ICLASS, csn_data, 8, &csn_data[8], &csn_data[9]);
1077
1078 uint8_t diversified_key[8] = { 0 };
1079 // e-Purse
1080 uint8_t card_challenge_data[8] = { 0x00 };
1081 if(simulationMode == MODE_FULLSIM)
1082 {
1083 //The diversified key should be stored on block 3
1084 //Get the diversified key from emulator memory
1085 memcpy(diversified_key, emulator+(8*3),8);
1086
1087 //Card challenge, a.k.a e-purse is on block 2
1088 memcpy(card_challenge_data,emulator + (8 * 2) , 8);
1089 //Precalculate the cipher state, feeding it the CC
1090 cipher_state = opt_doTagMAC_1(card_challenge_data,diversified_key);
1091
1092 }
1093
1094 int exitLoop = 0;
1095 // Reader 0a
1096 // Tag 0f
1097 // Reader 0c
1098 // Tag anticoll. CSN
1099 // Reader 81 anticoll. CSN
1100 // Tag CSN
1101
1102 uint8_t *modulated_response;
1103 int modulated_response_size = 0;
1104 uint8_t* trace_data = NULL;
1105 int trace_data_size = 0;
1106
1107
1108 // Respond SOF -- takes 1 bytes
1109 uint8_t *resp_sof = BigBuf_malloc(2);
1110 int resp_sof_Len;
1111
1112 // Anticollision CSN (rotated CSN)
1113 // 22: Takes 2 bytes for SOF/EOF and 10 * 2 = 20 bytes (2 bytes/byte)
1114 uint8_t *resp_anticoll = BigBuf_malloc(28);
1115 int resp_anticoll_len;
1116
1117 // CSN
1118 // 22: Takes 2 bytes for SOF/EOF and 10 * 2 = 20 bytes (2 bytes/byte)
1119 uint8_t *resp_csn = BigBuf_malloc(30);
1120 int resp_csn_len;
1121
1122 // e-Purse
1123 // 18: Takes 2 bytes for SOF/EOF and 8 * 2 = 16 bytes (2 bytes/bit)
1124 uint8_t *resp_cc = BigBuf_malloc(20);
1125 int resp_cc_len;
1126
1127 uint8_t *receivedCmd = BigBuf_malloc(MAX_FRAME_SIZE);
1128 int len;
1129
1130 // Prepare card messages
1131 ToSendMax = 0;
1132
1133 // First card answer: SOF
1134 CodeIClassTagSOF();
1135 memcpy(resp_sof, ToSend, ToSendMax); resp_sof_Len = ToSendMax;
1136
1137 // Anticollision CSN
1138 CodeIClassTagAnswer(anticoll_data, sizeof(anticoll_data));
1139 memcpy(resp_anticoll, ToSend, ToSendMax); resp_anticoll_len = ToSendMax;
1140
1141 // CSN
1142 CodeIClassTagAnswer(csn_data, sizeof(csn_data));
1143 memcpy(resp_csn, ToSend, ToSendMax); resp_csn_len = ToSendMax;
1144
1145 // e-Purse
1146 CodeIClassTagAnswer(card_challenge_data, sizeof(card_challenge_data));
1147 memcpy(resp_cc, ToSend, ToSendMax); resp_cc_len = ToSendMax;
1148
1149 //This is used for responding to READ-block commands or other data which is dynamically generated
1150 //First the 'trace'-data, not encoded for FPGA
1151 uint8_t *data_generic_trace = BigBuf_malloc(8 + 2);//8 bytes data + 2byte CRC is max tag answer
1152 //Then storage for the modulated data
1153 //Each bit is doubled when modulated for FPGA, and we also have SOF and EOF (2 bytes)
1154 uint8_t *data_response = BigBuf_malloc( (8+2) * 2 + 2);
1155
1156 // Start from off (no field generated)
1157 //FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1158 //SpinDelay(200);
1159 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_TAGSIM_LISTEN);
1160 SpinDelay(100);
1161 StartCountSspClk();
1162 // We need to listen to the high-frequency, peak-detected path.
1163 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
1164 FpgaSetupSsc();
1165
1166 // To control where we are in the protocol
1167 int cmdsRecvd = 0;
1168 uint32_t time_0 = GetCountSspClk();
1169 uint32_t t2r_time =0;
1170 uint32_t r2t_time =0;
1171
1172 LED_A_ON();
1173 bool buttonPressed = false;
1174 uint8_t response_delay = 1;
1175 while(!exitLoop) {
1176 response_delay = 1;
1177 LED_B_OFF();
1178 //Signal tracer
1179 // Can be used to get a trigger for an oscilloscope..
1180 LED_C_OFF();
1181
1182 if(!GetIClassCommandFromReader(receivedCmd, &len, 100)) {
1183 buttonPressed = true;
1184 break;
1185 }
1186 r2t_time = GetCountSspClk();
1187 //Signal tracer
1188 LED_C_ON();
1189
1190 // Okay, look at the command now.
1191 if(receivedCmd[0] == ICLASS_CMD_ACTALL ) {
1192 // Reader in anticollission phase
1193 modulated_response = resp_sof; modulated_response_size = resp_sof_Len; //order = 1;
1194 trace_data = sof_data;
1195 trace_data_size = sizeof(sof_data);
1196 } else if(receivedCmd[0] == ICLASS_CMD_READ_OR_IDENTIFY && len == 1) {
1197 // Reader asks for anticollission CSN
1198 modulated_response = resp_anticoll; modulated_response_size = resp_anticoll_len; //order = 2;
1199 trace_data = anticoll_data;
1200 trace_data_size = sizeof(anticoll_data);
1201 //DbpString("Reader requests anticollission CSN:");
1202 } else if(receivedCmd[0] == ICLASS_CMD_SELECT) {
1203 // Reader selects anticollission CSN.
1204 // Tag sends the corresponding real CSN
1205 modulated_response = resp_csn; modulated_response_size = resp_csn_len; //order = 3;
1206 trace_data = csn_data;
1207 trace_data_size = sizeof(csn_data);
1208 //DbpString("Reader selects anticollission CSN:");
1209 } else if(receivedCmd[0] == ICLASS_CMD_READCHECK_KD) {
1210 // Read e-purse (88 02)
1211 modulated_response = resp_cc; modulated_response_size = resp_cc_len; //order = 4;
1212 trace_data = card_challenge_data;
1213 trace_data_size = sizeof(card_challenge_data);
1214 LED_B_ON();
1215 } else if(receivedCmd[0] == ICLASS_CMD_CHECK) {
1216 // Reader random and reader MAC!!!
1217 if(simulationMode == MODE_FULLSIM)
1218 {
1219 //NR, from reader, is in receivedCmd +1
1220 opt_doTagMAC_2(cipher_state,receivedCmd+1,data_generic_trace,diversified_key);
1221
1222 trace_data = data_generic_trace;
1223 trace_data_size = 4;
1224 CodeIClassTagAnswer(trace_data , trace_data_size);
1225 memcpy(data_response, ToSend, ToSendMax);
1226 modulated_response = data_response;
1227 modulated_response_size = ToSendMax;
1228 response_delay = 0;//We need to hurry here...
1229 //exitLoop = true;
1230 }else
1231 { //Not fullsim, we don't respond
1232 // We do not know what to answer, so lets keep quiet
1233 modulated_response = resp_sof; modulated_response_size = 0;
1234 trace_data = NULL;
1235 trace_data_size = 0;
1236 if (simulationMode == MODE_EXIT_AFTER_MAC){
1237 // dbprintf:ing ...
1238 Dbprintf("CSN: %02x %02x %02x %02x %02x %02x %02x %02x"
1239 ,csn[0],csn[1],csn[2],csn[3],csn[4],csn[5],csn[6],csn[7]);
1240 Dbprintf("RDR: (len=%02d): %02x %02x %02x %02x %02x %02x %02x %02x %02x",len,
1241 receivedCmd[0], receivedCmd[1], receivedCmd[2],
1242 receivedCmd[3], receivedCmd[4], receivedCmd[5],
1243 receivedCmd[6], receivedCmd[7], receivedCmd[8]);
1244 if (reader_mac_buf != NULL)
1245 {
1246 memcpy(reader_mac_buf,receivedCmd+1,8);
1247 }
1248 exitLoop = true;
1249 }
1250 }
1251
1252 } else if(receivedCmd[0] == ICLASS_CMD_HALT && len == 1) {
1253 // Reader ends the session
1254 modulated_response = resp_sof; modulated_response_size = 0; //order = 0;
1255 trace_data = NULL;
1256 trace_data_size = 0;
1257 } else if(simulationMode == MODE_FULLSIM && receivedCmd[0] == ICLASS_CMD_READ_OR_IDENTIFY && len == 4){
1258 //Read block
1259 uint16_t blk = receivedCmd[1];
1260 //Take the data...
1261 memcpy(data_generic_trace, emulator+(blk << 3),8);
1262 //Add crc
1263 AppendCrc(data_generic_trace, 8);
1264 trace_data = data_generic_trace;
1265 trace_data_size = 10;
1266 CodeIClassTagAnswer(trace_data , trace_data_size);
1267 memcpy(data_response, ToSend, ToSendMax);
1268 modulated_response = data_response;
1269 modulated_response_size = ToSendMax;
1270 }else if(receivedCmd[0] == ICLASS_CMD_UPDATE && simulationMode == MODE_FULLSIM)
1271 {//Probably the reader wants to update the nonce. Let's just ignore that for now.
1272 // OBS! If this is implemented, don't forget to regenerate the cipher_state
1273 //We're expected to respond with the data+crc, exactly what's already in the receivedcmd
1274 //receivedcmd is now UPDATE 1b | ADDRESS 1b| DATA 8b| Signature 4b or CRC 2b|
1275
1276 //Take the data...
1277 memcpy(data_generic_trace, receivedCmd+2,8);
1278 //Add crc
1279 AppendCrc(data_generic_trace, 8);
1280 trace_data = data_generic_trace;
1281 trace_data_size = 10;
1282 CodeIClassTagAnswer(trace_data , trace_data_size);
1283 memcpy(data_response, ToSend, ToSendMax);
1284 modulated_response = data_response;
1285 modulated_response_size = ToSendMax;
1286 }
1287 else if(receivedCmd[0] == ICLASS_CMD_PAGESEL)
1288 {//Pagesel
1289 //Pagesel enables to select a page in the selected chip memory and return its configuration block
1290 //Chips with a single page will not answer to this command
1291 // It appears we're fine ignoring this.
1292 //Otherwise, we should answer 8bytes (block) + 2bytes CRC
1293 }
1294 else {
1295 //#db# Unknown command received from reader (len=5): 26 1 0 f6 a 44 44 44 44
1296 // Never seen this command before
1297 Dbprintf("Unknown command received from reader (len=%d): %x %x %x %x %x %x %x %x %x",
1298 len,
1299 receivedCmd[0], receivedCmd[1], receivedCmd[2],
1300 receivedCmd[3], receivedCmd[4], receivedCmd[5],
1301 receivedCmd[6], receivedCmd[7], receivedCmd[8]);
1302 // Do not respond
1303 modulated_response = resp_sof;
1304 modulated_response_size = 0; //order = 0;
1305 trace_data = NULL;
1306 trace_data_size = 0;
1307 }
1308
1309 if(cmdsRecvd > 100) {
1310 //DbpString("100 commands later...");
1311 //break;
1312 }
1313 else {
1314 cmdsRecvd++;
1315 }
1316 /**
1317 A legit tag has about 380us delay between reader EOT and tag SOF.
1318 **/
1319 if(modulated_response_size > 0) {
1320 SendIClassAnswer(modulated_response, modulated_response_size, response_delay);
1321 t2r_time = GetCountSspClk();
1322 }
1323
1324 if (tracing) {
1325 uint8_t parity[MAX_PARITY_SIZE];
1326 GetParity(receivedCmd, len, parity);
1327 LogTrace(receivedCmd,len, (r2t_time-time_0)<< 4, (r2t_time-time_0) << 4, parity, TRUE);
1328
1329 if (trace_data != NULL) {
1330 GetParity(trace_data, trace_data_size, parity);
1331 LogTrace(trace_data, trace_data_size, (t2r_time-time_0) << 4, (t2r_time-time_0) << 4, parity, FALSE);
1332 }
1333 if(!tracing)
1334 DbpString("Trace full");
1335
1336 }
1337 }
1338
1339 LEDsoff();
1340
1341 if(buttonPressed)
1342 DbpString("Button pressed");
1343
1344 return buttonPressed;
1345 }
1346
1347 static int SendIClassAnswer(uint8_t *resp, int respLen, int delay)
1348 {
1349 int i = 0, d=0;//, u = 0, d = 0;
1350 uint8_t b = 0;
1351
1352 //FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_SIMULATOR|FPGA_HF_SIMULATOR_MODULATE_424K);
1353 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_SIMULATOR|FPGA_HF_SIMULATOR_MODULATE_424K_8BIT);
1354
1355 AT91C_BASE_SSC->SSC_THR = 0x00;
1356 FpgaSetupSsc();
1357 while(!BUTTON_PRESS()) {
1358 if((AT91C_BASE_SSC->SSC_SR & AT91C_SSC_RXRDY)){
1359 b = AT91C_BASE_SSC->SSC_RHR; (void) b;
1360 }
1361 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)){
1362 b = 0x00;
1363 if(d < delay) {
1364 d++;
1365 }
1366 else {
1367 if( i < respLen){
1368 b = resp[i];
1369 //Hack
1370 //b = 0xAC;
1371 }
1372 i++;
1373 }
1374 AT91C_BASE_SSC->SSC_THR = b;
1375 }
1376
1377 // if (i > respLen +4) break;
1378 if (i > respLen +1) break;
1379 }
1380
1381 return 0;
1382 }
1383
1384 /// THE READER CODE
1385
1386 //-----------------------------------------------------------------------------
1387 // Transmit the command (to the tag) that was placed in ToSend[].
1388 //-----------------------------------------------------------------------------
1389 static void TransmitIClassCommand(const uint8_t *cmd, int len, int *samples, int *wait)
1390 {
1391 int c;
1392 volatile uint32_t r;
1393 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
1394 AT91C_BASE_SSC->SSC_THR = 0x00;
1395 FpgaSetupSsc();
1396
1397 if (wait) {
1398 if(*wait < 10) *wait = 10;
1399
1400 for(c = 0; c < *wait;) {
1401 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1402 AT91C_BASE_SSC->SSC_THR = 0x00; // For exact timing!
1403 c++;
1404 }
1405 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1406 r = AT91C_BASE_SSC->SSC_RHR;
1407 (void)r;
1408 }
1409 WDT_HIT();
1410 }
1411 }
1412
1413
1414 uint8_t sendbyte;
1415 bool firstpart = TRUE;
1416 c = 0;
1417 for(;;) {
1418 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1419
1420 // DOUBLE THE SAMPLES!
1421 if(firstpart) {
1422 sendbyte = (cmd[c] & 0xf0) | (cmd[c] >> 4);
1423 }
1424 else {
1425 sendbyte = (cmd[c] & 0x0f) | (cmd[c] << 4);
1426 c++;
1427 }
1428
1429 if(sendbyte == 0xff)
1430 sendbyte = 0xfe;
1431
1432 AT91C_BASE_SSC->SSC_THR = sendbyte;
1433 firstpart = !firstpart;
1434
1435 if(c >= len) break;
1436
1437 }
1438 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1439 r = AT91C_BASE_SSC->SSC_RHR;
1440 (void)r;
1441 }
1442
1443 WDT_HIT();
1444 }
1445 if (samples && wait) *samples = (c + *wait) << 3;
1446 }
1447
1448 //-----------------------------------------------------------------------------
1449 // Prepare iClass reader command to send to FPGA
1450 //-----------------------------------------------------------------------------
1451 void CodeIClassCommand(const uint8_t * cmd, int len)
1452 {
1453 int i, j, k;
1454 uint8_t b;
1455
1456 ToSendReset();
1457
1458 // Start of Communication: 1 out of 4
1459 ToSend[++ToSendMax] = 0xf0;
1460 ToSend[++ToSendMax] = 0x00;
1461 ToSend[++ToSendMax] = 0x0f;
1462 ToSend[++ToSendMax] = 0x00;
1463
1464 // Modulate the bytes
1465 for (i = 0; i < len; i++) {
1466 b = cmd[i];
1467 for(j = 0; j < 4; j++) {
1468 for(k = 0; k < 4; k++) {
1469 if(k == (b & 3)) {
1470 ToSend[++ToSendMax] = 0x0f;
1471 }
1472 else {
1473 ToSend[++ToSendMax] = 0x00;
1474 }
1475 }
1476 b >>= 2;
1477 }
1478 }
1479
1480 // End of Communication
1481 ToSend[++ToSendMax] = 0x00;
1482 ToSend[++ToSendMax] = 0x00;
1483 ToSend[++ToSendMax] = 0xf0;
1484 ToSend[++ToSendMax] = 0x00;
1485
1486 // Convert from last character reference to length
1487 ToSendMax++;
1488 }
1489
1490 void ReaderTransmitIClass(uint8_t* frame, int len)
1491 {
1492 int wait = 0;
1493 int samples = 0;
1494
1495 // This is tied to other size changes
1496 CodeIClassCommand(frame,len);
1497
1498 // Select the card
1499 TransmitIClassCommand(ToSend, ToSendMax, &samples, &wait);
1500 if(trigger)
1501 LED_A_ON();
1502
1503 // Store reader command in buffer
1504 if (tracing) {
1505 uint8_t par[MAX_PARITY_SIZE];
1506 GetParity(frame, len, par);
1507 LogTrace(frame, len, rsamples, rsamples, par, TRUE);
1508 }
1509 }
1510
1511 //-----------------------------------------------------------------------------
1512 // Wait a certain time for tag response
1513 // If a response is captured return TRUE
1514 // If it takes too long return FALSE
1515 //-----------------------------------------------------------------------------
1516 static int GetIClassAnswer(uint8_t *receivedResponse, int maxLen, int *samples, int *elapsed) //uint8_t *buffer
1517 {
1518 // buffer needs to be 512 bytes
1519 int c;
1520
1521 // Set FPGA mode to "reader listen mode", no modulation (listen
1522 // only, since we are receiving, not transmitting).
1523 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_LISTEN);
1524
1525 // Now get the answer from the card
1526 Demod.output = receivedResponse;
1527 Demod.len = 0;
1528 Demod.state = DEMOD_UNSYNCD;
1529
1530 uint8_t b;
1531 if (elapsed) *elapsed = 0;
1532
1533 bool skip = FALSE;
1534
1535 c = 0;
1536 for(;;) {
1537 WDT_HIT();
1538
1539 if(BUTTON_PRESS()) return FALSE;
1540
1541 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_TXRDY)) {
1542 AT91C_BASE_SSC->SSC_THR = 0x00; // To make use of exact timing of next command from reader!!
1543 if (elapsed) (*elapsed)++;
1544 }
1545 if(AT91C_BASE_SSC->SSC_SR & (AT91C_SSC_RXRDY)) {
1546 if(c < timeout)
1547 c++;
1548 else
1549 return FALSE;
1550
1551 b = (uint8_t)AT91C_BASE_SSC->SSC_RHR;
1552
1553 skip = !skip;
1554
1555 if(skip) continue;
1556
1557 if(ManchesterDecoding(b & 0x0f)) {
1558 *samples = c << 3;
1559 return TRUE;
1560 }
1561 }
1562 }
1563 }
1564
1565 int ReaderReceiveIClass(uint8_t* receivedAnswer)
1566 {
1567 int samples = 0;
1568 if (!GetIClassAnswer(receivedAnswer,160,&samples,0)) return FALSE;
1569 rsamples += samples;
1570 if (tracing) {
1571 uint8_t parity[MAX_PARITY_SIZE];
1572 GetParity(receivedAnswer, Demod.len, parity);
1573 LogTrace(receivedAnswer,Demod.len,rsamples,rsamples,parity,FALSE);
1574 }
1575 if(samples == 0) return FALSE;
1576 return Demod.len;
1577 }
1578
1579 void setupIclassReader()
1580 {
1581 FpgaDownloadAndGo(FPGA_BITSTREAM_HF);
1582 // Reset trace buffer
1583 clear_trace();
1584 set_tracing(TRUE);
1585
1586 // Setup SSC
1587 FpgaSetupSsc();
1588 // Start from off (no field generated)
1589 // Signal field is off with the appropriate LED
1590 LED_D_OFF();
1591 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1592 SpinDelay(200);
1593
1594 SetAdcMuxFor(GPIO_MUXSEL_HIPKD);
1595
1596 // Now give it time to spin up.
1597 // Signal field is on with the appropriate LED
1598 FpgaWriteConfWord(FPGA_MAJOR_MODE_HF_ISO14443A | FPGA_HF_ISO14443A_READER_MOD);
1599 SpinDelay(200);
1600 LED_A_ON();
1601
1602 }
1603
1604 bool sendCmdGetResponseWithRetries(uint8_t* command, size_t cmdsize, uint8_t* resp, uint8_t expected_size, uint8_t retries)
1605 {
1606 while(retries-- > 0)
1607 {
1608 ReaderTransmitIClass(command, cmdsize);
1609 if(expected_size == ReaderReceiveIClass(resp)){
1610 return true;
1611 }
1612 }
1613 return false;//Error
1614 }
1615
1616 /**
1617 * @brief Talks to an iclass tag, sends the commands to get CSN and CC.
1618 * @param card_data where the CSN and CC are stored for return
1619 * @return 0 = fail
1620 * 1 = Got CSN
1621 * 2 = Got CSN and CC
1622 */
1623 uint8_t handshakeIclassTag_ext(uint8_t *card_data, bool use_credit_key)
1624 {
1625 static uint8_t act_all[] = { 0x0a };
1626 //static uint8_t identify[] = { 0x0c };
1627 static uint8_t identify[] = { 0x0c, 0x00, 0x73, 0x33 };
1628 static uint8_t select[] = { 0x81, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1629 static uint8_t readcheck_cc[]= { 0x88, 0x02 };
1630 if (use_credit_key)
1631 readcheck_cc[0] = 0x18;
1632 else
1633 readcheck_cc[0] = 0x88;
1634
1635 uint8_t resp[ICLASS_BUFFER_SIZE];
1636
1637 uint8_t read_status = 0;
1638
1639 // Send act_all
1640 ReaderTransmitIClass(act_all, 1);
1641 // Card present?
1642 if(!ReaderReceiveIClass(resp)) return read_status;//Fail
1643 //Send Identify
1644 ReaderTransmitIClass(identify, 1);
1645 //We expect a 10-byte response here, 8 byte anticollision-CSN and 2 byte CRC
1646 uint8_t len = ReaderReceiveIClass(resp);
1647 if(len != 10) return read_status;//Fail
1648
1649 //Copy the Anti-collision CSN to our select-packet
1650 memcpy(&select[1],resp,8);
1651 //Select the card
1652 ReaderTransmitIClass(select, sizeof(select));
1653 //We expect a 10-byte response here, 8 byte CSN and 2 byte CRC
1654 len = ReaderReceiveIClass(resp);
1655 if(len != 10) return read_status;//Fail
1656
1657 //Success - level 1, we got CSN
1658 //Save CSN in response data
1659 memcpy(card_data,resp,8);
1660
1661 //Flag that we got to at least stage 1, read CSN
1662 read_status = 1;
1663
1664 // Card selected, now read e-purse (cc)
1665 ReaderTransmitIClass(readcheck_cc, sizeof(readcheck_cc));
1666 if(ReaderReceiveIClass(resp) == 8) {
1667 //Save CC (e-purse) in response data
1668 memcpy(card_data+8,resp,8);
1669 read_status++;
1670 }
1671
1672 return read_status;
1673 }
1674 uint8_t handshakeIclassTag(uint8_t *card_data){
1675 return handshakeIclassTag_ext(card_data, false);
1676 }
1677
1678
1679 // Reader iClass Anticollission
1680 void ReaderIClass(uint8_t arg0) {
1681
1682 uint8_t card_data[6 * 8]={0};
1683 memset(card_data, 0xFF, sizeof(card_data));
1684 uint8_t last_csn[8]={0};
1685
1686 //Read conf block CRC(0x01) => 0xfa 0x22
1687 uint8_t readConf[] = { ICLASS_CMD_READ_OR_IDENTIFY,0x01, 0xfa, 0x22};
1688 //Read conf block CRC(0x05) => 0xde 0x64
1689 uint8_t readAA[] = { ICLASS_CMD_READ_OR_IDENTIFY,0x05, 0xde, 0x64};
1690
1691
1692 int read_status= 0;
1693 uint8_t result_status = 0;
1694 bool abort_after_read = arg0 & FLAG_ICLASS_READER_ONLY_ONCE;
1695 bool try_once = arg0 & FLAG_ICLASS_READER_ONE_TRY;
1696 bool use_credit_key = false;
1697 if (arg0 & FLAG_ICLASS_READER_CEDITKEY)
1698 use_credit_key = true;
1699 set_tracing(TRUE);
1700 setupIclassReader();
1701
1702 uint16_t tryCnt=0;
1703 while(!BUTTON_PRESS())
1704 {
1705 if (try_once && tryCnt > 5) break;
1706
1707 tryCnt++;
1708
1709 if(!tracing) {
1710 DbpString("Trace full");
1711 break;
1712 }
1713 WDT_HIT();
1714
1715 read_status = handshakeIclassTag_ext(card_data, use_credit_key);
1716
1717 if(read_status == 0) continue;
1718 if(read_status == 1) result_status = FLAG_ICLASS_READER_CSN;
1719 if(read_status == 2) result_status = FLAG_ICLASS_READER_CSN|FLAG_ICLASS_READER_CC;
1720
1721 // handshakeIclass returns CSN|CC, but the actual block
1722 // layout is CSN|CONFIG|CC, so here we reorder the data,
1723 // moving CC forward 8 bytes
1724 memcpy(card_data+16,card_data+8, 8);
1725 //Read block 1, config
1726 if(arg0 & FLAG_ICLASS_READER_CONF)
1727 {
1728 if(sendCmdGetResponseWithRetries(readConf, sizeof(readConf),card_data+8, 10, 10))
1729 {
1730 result_status |= FLAG_ICLASS_READER_CONF;
1731 } else {
1732 Dbprintf("Failed to dump config block");
1733 }
1734 }
1735
1736 //Read block 5, AA
1737 if(arg0 & FLAG_ICLASS_READER_AA){
1738 if(sendCmdGetResponseWithRetries(readAA, sizeof(readAA),card_data+(8*4), 10, 10))
1739 {
1740 result_status |= FLAG_ICLASS_READER_AA;
1741 } else {
1742 //Dbprintf("Failed to dump AA block");
1743 }
1744 }
1745
1746 // 0 : CSN
1747 // 1 : Configuration
1748 // 2 : e-purse
1749 // (3,4 write-only, kc and kd)
1750 // 5 Application issuer area
1751 //
1752 //Then we can 'ship' back the 8 * 5 bytes of data,
1753 // with 0xFF:s in block 3 and 4.
1754
1755 LED_B_ON();
1756 //Send back to client, but don't bother if we already sent this
1757 if(memcmp(last_csn, card_data, 8) != 0)
1758 {
1759 // If caller requires that we get CC, continue until we got it
1760 if( (arg0 & read_status & FLAG_ICLASS_READER_CC) || !(arg0 & FLAG_ICLASS_READER_CC))
1761 {
1762 cmd_send(CMD_ACK,result_status,0,0,card_data,sizeof(card_data));
1763 if(abort_after_read) {
1764 LED_A_OFF();
1765 set_tracing(FALSE);
1766 return;
1767 }
1768 //Save that we already sent this....
1769 memcpy(last_csn, card_data, 8);
1770 }
1771 }
1772 LED_B_OFF();
1773 }
1774 cmd_send(CMD_ACK,0,0,0,card_data, 0);
1775 LED_A_OFF();
1776 set_tracing(FALSE);
1777 }
1778
1779 void ReaderIClass_Replay(uint8_t arg0, uint8_t *MAC) {
1780
1781 uint8_t card_data[USB_CMD_DATA_SIZE]={0};
1782 uint16_t block_crc_LUT[255] = {0};
1783
1784 {//Generate a lookup table for block crc
1785 for(int block = 0; block < 255; block++){
1786 char bl = block;
1787 block_crc_LUT[block] = iclass_crc16(&bl ,1);
1788 }
1789 }
1790 //Dbprintf("Lookup table: %02x %02x %02x" ,block_crc_LUT[0],block_crc_LUT[1],block_crc_LUT[2]);
1791
1792 uint8_t check[] = { 0x05, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1793 uint8_t read[] = { 0x0c, 0x00, 0x00, 0x00 };
1794
1795 uint16_t crc = 0;
1796 uint8_t cardsize=0;
1797 uint8_t mem=0;
1798
1799 static struct memory_t{
1800 int k16;
1801 int book;
1802 int k2;
1803 int lockauth;
1804 int keyaccess;
1805 } memory;
1806
1807 uint8_t resp[ICLASS_BUFFER_SIZE];
1808
1809 setupIclassReader();
1810 set_tracing(TRUE);
1811
1812 while(!BUTTON_PRESS()) {
1813
1814 WDT_HIT();
1815
1816 if(!tracing) {
1817 DbpString("Trace full");
1818 break;
1819 }
1820
1821 uint8_t read_status = handshakeIclassTag(card_data);
1822 if(read_status < 2) continue;
1823
1824 //for now replay captured auth (as cc not updated)
1825 memcpy(check+5,MAC,4);
1826
1827 if(!sendCmdGetResponseWithRetries(check, sizeof(check),resp, 4, 5))
1828 {
1829 Dbprintf("Error: Authentication Fail!");
1830 continue;
1831 }
1832
1833 //first get configuration block (block 1)
1834 crc = block_crc_LUT[1];
1835 read[1]=1;
1836 read[2] = crc >> 8;
1837 read[3] = crc & 0xff;
1838
1839 if(!sendCmdGetResponseWithRetries(read, sizeof(read),resp, 10, 10))
1840 {
1841 Dbprintf("Dump config (block 1) failed");
1842 continue;
1843 }
1844
1845 mem=resp[5];
1846 memory.k16= (mem & 0x80);
1847 memory.book= (mem & 0x20);
1848 memory.k2= (mem & 0x8);
1849 memory.lockauth= (mem & 0x2);
1850 memory.keyaccess= (mem & 0x1);
1851
1852 cardsize = memory.k16 ? 255 : 32;
1853 WDT_HIT();
1854 //Set card_data to all zeroes, we'll fill it with data
1855 memset(card_data,0x0,USB_CMD_DATA_SIZE);
1856 uint8_t failedRead =0;
1857 uint32_t stored_data_length =0;
1858 //then loop around remaining blocks
1859 for(int block=0; block < cardsize; block++){
1860
1861 read[1]= block;
1862 crc = block_crc_LUT[block];
1863 read[2] = crc >> 8;
1864 read[3] = crc & 0xff;
1865
1866 if(sendCmdGetResponseWithRetries(read, sizeof(read), resp, 10, 10))
1867 {
1868 Dbprintf(" %02x: %02x %02x %02x %02x %02x %02x %02x %02x",
1869 block, resp[0], resp[1], resp[2],
1870 resp[3], resp[4], resp[5],
1871 resp[6], resp[7]);
1872
1873 //Fill up the buffer
1874 memcpy(card_data+stored_data_length,resp,8);
1875 stored_data_length += 8;
1876 if(stored_data_length +8 > USB_CMD_DATA_SIZE)
1877 {//Time to send this off and start afresh
1878 cmd_send(CMD_ACK,
1879 stored_data_length,//data length
1880 failedRead,//Failed blocks?
1881 0,//Not used ATM
1882 card_data, stored_data_length);
1883 //reset
1884 stored_data_length = 0;
1885 failedRead = 0;
1886 }
1887 } else {
1888 failedRead = 1;
1889 stored_data_length +=8;//Otherwise, data becomes misaligned
1890 Dbprintf("Failed to dump block %d", block);
1891 }
1892 }
1893
1894 //Send off any remaining data
1895 if(stored_data_length > 0)
1896 {
1897 cmd_send(CMD_ACK,
1898 stored_data_length,//data length
1899 failedRead,//Failed blocks?
1900 0,//Not used ATM
1901 card_data, stored_data_length);
1902 }
1903 //If we got here, let's break
1904 break;
1905 }
1906 //Signal end of transmission
1907 cmd_send(CMD_ACK,
1908 0,//data length
1909 0,//Failed blocks?
1910 0,//Not used ATM
1911 card_data, 0);
1912
1913 LED_A_OFF();
1914 set_tracing(FALSE);
1915 }
1916
1917 void iClass_ReadCheck(uint8_t blockNo, uint8_t keyType) {
1918 uint8_t readcheck[] = { keyType, blockNo };
1919 uint8_t resp[] = {0,0,0,0,0,0,0,0};
1920 size_t isOK = 0;
1921 isOK = sendCmdGetResponseWithRetries(readcheck, sizeof(readcheck), resp, sizeof(resp), 6);
1922 cmd_send(CMD_ACK,isOK,0,0,0,0);
1923 }
1924
1925 void iClass_Authentication(uint8_t *MAC) {
1926 uint8_t check[] = { ICLASS_CMD_CHECK, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1927 uint8_t resp[ICLASS_BUFFER_SIZE];
1928 memcpy(check+5,MAC,4);
1929 bool isOK;
1930 isOK = sendCmdGetResponseWithRetries(check, sizeof(check), resp, 4, 6);
1931 cmd_send(CMD_ACK,isOK,0,0,0,0);
1932 }
1933 bool iClass_ReadBlock(uint8_t blockNo, uint8_t *readdata) {
1934 uint8_t readcmd[] = {ICLASS_CMD_READ_OR_IDENTIFY, blockNo, 0x00, 0x00}; //0x88, 0x00 // can i use 0C?
1935 char bl = blockNo;
1936 uint16_t rdCrc = iclass_crc16(&bl, 1);
1937 readcmd[2] = rdCrc >> 8;
1938 readcmd[3] = rdCrc & 0xff;
1939 uint8_t resp[] = {0,0,0,0,0,0,0,0,0,0};
1940 bool isOK = false;
1941
1942 //readcmd[1] = blockNo;
1943 isOK = sendCmdGetResponseWithRetries(readcmd, sizeof(readcmd), resp, 10, 10);
1944 memcpy(readdata, resp, sizeof(resp));
1945
1946 return isOK;
1947 }
1948
1949 void iClass_ReadBlk(uint8_t blockno) {
1950 uint8_t readblockdata[] = {0,0,0,0,0,0,0,0,0,0};
1951 bool isOK = false;
1952 isOK = iClass_ReadBlock(blockno, readblockdata);
1953 cmd_send(CMD_ACK, isOK, 0, 0, readblockdata, 8);
1954 }
1955
1956 void iClass_Dump(uint8_t blockno, uint8_t numblks) {
1957 uint8_t readblockdata[] = {0,0,0,0,0,0,0,0,0,0};
1958 bool isOK = false;
1959 uint8_t blkCnt = 0;
1960
1961 BigBuf_free();
1962 uint8_t *dataout = BigBuf_malloc(255*8);
1963 if (dataout == NULL){
1964 Dbprintf("out of memory");
1965 OnError(1);
1966 return;
1967 }
1968 memset(dataout,0xFF,255*8);
1969
1970 for (;blkCnt < numblks; blkCnt++) {
1971 isOK = iClass_ReadBlock(blockno+blkCnt, readblockdata);
1972 if (!isOK || (readblockdata[0] == 0xBB || readblockdata[7] == 0xBB || readblockdata[2] == 0xBB)) { //try again
1973 isOK = iClass_ReadBlock(blockno+blkCnt, readblockdata);
1974 if (!isOK) {
1975 Dbprintf("Block %02X failed to read", blkCnt+blockno);
1976 break;
1977 }
1978 }
1979 memcpy(dataout+(blkCnt*8),readblockdata,8);
1980 }
1981 //return pointer to dump memory in arg3
1982 cmd_send(CMD_ACK,isOK,blkCnt,BigBuf_max_traceLen(),0,0);
1983 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
1984 LEDsoff();
1985 BigBuf_free();
1986 }
1987
1988 bool iClass_WriteBlock_ext(uint8_t blockNo, uint8_t *data) {
1989 uint8_t write[] = { ICLASS_CMD_UPDATE, blockNo, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
1990 //uint8_t readblockdata[10];
1991 //write[1] = blockNo;
1992 memcpy(write+2, data, 12); // data + mac
1993 uint8_t resp[] = {0,0,0,0,0,0,0,0,0,0};
1994 bool isOK;
1995 isOK = sendCmdGetResponseWithRetries(write,sizeof(write),resp,sizeof(resp),10);
1996 if (isOK) {
1997 //Dbprintf("WriteResp: %02X%02X%02X%02X%02X%02X%02X%02X%02X%02X",resp[0],resp[1],resp[2],resp[3],resp[4],resp[5],resp[6],resp[7],resp[8],resp[9]);
1998 if (memcmp(write+2,resp,8)) {
1999 //error try again
2000 isOK = sendCmdGetResponseWithRetries(write,sizeof(write),resp,sizeof(resp),10);
2001 }
2002 }
2003 return isOK;
2004 }
2005
2006 void iClass_WriteBlock(uint8_t blockNo, uint8_t *data) {
2007 bool isOK = iClass_WriteBlock_ext(blockNo, data);
2008 if (isOK){
2009 Dbprintf("Write block [%02x] successful",blockNo);
2010 }else {
2011 Dbprintf("Write block [%02x] failed",blockNo);
2012 }
2013 cmd_send(CMD_ACK,isOK,0,0,0,0);
2014 }
2015
2016 void iClass_Clone(uint8_t startblock, uint8_t endblock, uint8_t *data) {
2017 int i;
2018 int written = 0;
2019 int total_block = (endblock - startblock) + 1;
2020 for (i = 0; i < total_block;i++){
2021 // block number
2022 if (iClass_WriteBlock_ext(i+startblock, data+(i*12))){
2023 Dbprintf("Write block [%02x] successful",i + startblock);
2024 written++;
2025 } else {
2026 if (iClass_WriteBlock_ext(i+startblock, data+(i*12))){
2027 Dbprintf("Write block [%02x] successful",i + startblock);
2028 written++;
2029 } else {
2030 Dbprintf("Write block [%02x] failed",i + startblock);
2031 }
2032 }
2033 }
2034 if (written == total_block)
2035 Dbprintf("Clone complete");
2036 else
2037 Dbprintf("Clone incomplete");
2038
2039 cmd_send(CMD_ACK,1,0,0,0,0);
2040 FpgaWriteConfWord(FPGA_MAJOR_MODE_OFF);
2041 LEDsoff();
2042 }
Proxmark3 GIT tracking
Impressum, Datenschutz