]>
cvs.zerfleddert.de Git - raggedstone/log
summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
michael [Sat, 10 Mar 2007 23:24:03 +0000 (23:24 +0000)]
add PCI_nREQ
sithglan [Sat, 10 Mar 2007 22:37:00 +0000 (22:37 +0000)]
+= userland
sithglan [Sat, 10 Mar 2007 22:35:54 +0000 (22:35 +0000)]
+= driver
michael [Sat, 10 Mar 2007 21:42:59 +0000 (21:42 +0000)]
cleaner
michael [Sat, 10 Mar 2007 21:39:33 +0000 (21:39 +0000)]
cleanup after coregen
michael [Sat, 10 Mar 2007 21:36:33 +0000 (21:36 +0000)]
missing renames...
michael [Sat, 10 Mar 2007 21:35:08 +0000 (21:35 +0000)]
rename fifo to dhwk_fifo
michael [Sat, 10 Mar 2007 21:30:57 +0000 (21:30 +0000)]
don't rewrite .xco all the time
michael [Sat, 10 Mar 2007 21:27:01 +0000 (21:27 +0000)]
make clean makes really clean now
michael [Sat, 10 Mar 2007 21:23:22 +0000 (21:23 +0000)]
remove build fifo, ila and icon
add rules to build fifo, ila and icon
michael [Sat, 10 Mar 2007 19:59:18 +0000 (19:59 +0000)]
chipscope
michael [Sat, 10 Mar 2007 19:12:33 +0000 (19:12 +0000)]
trigger
sithglan [Sat, 10 Mar 2007 18:52:50 +0000 (18:52 +0000)]
cleanup
sithglan [Sat, 10 Mar 2007 18:36:37 +0000 (18:36 +0000)]
code cleanup
michael [Sat, 10 Mar 2007 18:27:12 +0000 (18:27 +0000)]
CBEn
michael [Sat, 10 Mar 2007 18:08:57 +0000 (18:08 +0000)]
larger ila
michael [Sat, 10 Mar 2007 18:01:41 +0000 (18:01 +0000)]
level
michael [Sat, 10 Mar 2007 16:58:57 +0000 (16:58 +0000)]
updated chipscope project
michael [Sat, 10 Mar 2007 16:45:55 +0000 (16:45 +0000)]
-fifo_control stuff
michael [Sat, 10 Mar 2007 16:41:30 +0000 (16:41 +0000)]
irgendwie gehts
michael [Sat, 10 Mar 2007 16:08:48 +0000 (16:08 +0000)]
now we only lose half the bytes
michael [Sat, 10 Mar 2007 15:48:06 +0000 (15:48 +0000)]
other watched signals
sithglan [Sat, 10 Mar 2007 14:57:28 +0000 (14:57 +0000)]
interrupt scheisse
michael [Sat, 10 Mar 2007 14:13:22 +0000 (14:13 +0000)]
not not
michael [Sat, 10 Mar 2007 14:07:35 +0000 (14:07 +0000)]
chipscope
michael [Sat, 10 Mar 2007 13:36:55 +0000 (13:36 +0000)]
?
michael [Sat, 10 Mar 2007 12:54:21 +0000 (12:54 +0000)]
invert interrupt
michael [Sat, 10 Mar 2007 12:40:33 +0000 (12:40 +0000)]
loopback
michael [Sat, 10 Mar 2007 12:34:55 +0000 (12:34 +0000)]
fifo
michael [Sat, 10 Mar 2007 11:44:33 +0000 (11:44 +0000)]
add ven_rev_id
sithglan [Sat, 10 Mar 2007 11:42:23 +0000 (11:42 +0000)]
*** empty log message ***
michael [Sat, 10 Mar 2007 11:40:16 +0000 (11:40 +0000)]
ucf
michael [Sat, 10 Mar 2007 11:27:06 +0000 (11:27 +0000)]
it synthesizes
sithglan [Sat, 10 Mar 2007 11:24:03 +0000 (11:24 +0000)]
first import of dhwk.
michael [Thu, 8 Mar 2007 22:00:53 +0000 (22:00 +0000)]
connect LEDs on IDE board to main FPGA and let them blink
michael [Mon, 5 Mar 2007 22:59:59 +0000 (22:59 +0000)]
add sources for ide daughterboard cpld
contains a complete ucf
also a sample vhdl file which lights 3 of the 4 leds
michael [Sat, 3 Mar 2007 10:40:32 +0000 (10:40 +0000)]
use rising_edge(clk_i)
michael [Sun, 25 Feb 2007 11:25:33 +0000 (11:25 +0000)]
make load DRIVER=/home/michael/Raggedstone/usb-driver/libusb-driver.so
works now
sithglan [Wed, 14 Feb 2007 20:20:24 +0000 (20:20 +0000)]
+= Installationsanweisungen
michael [Tue, 13 Feb 2007 22:43:44 +0000 (22:43 +0000)]
running light ;-)
michael [Sun, 11 Feb 2007 22:49:18 +0000 (22:49 +0000)]
we_o
michael [Sun, 11 Feb 2007 22:48:28 +0000 (22:48 +0000)]
first error fixed
michael [Sun, 11 Feb 2007 22:45:55 +0000 (22:45 +0000)]
verdrahtung
sithglan [Sun, 11 Feb 2007 22:44:16 +0000 (22:44 +0000)]
do something with the fifo stuff
sithglan [Sun, 11 Feb 2007 22:37:27 +0000 (22:37 +0000)]
typos
sithglan [Sun, 11 Feb 2007 22:36:04 +0000 (22:36 +0000)]
fifos
sithglan [Sun, 11 Feb 2007 22:33:26 +0000 (22:33 +0000)]
more fifo work
michael [Sun, 11 Feb 2007 22:31:32 +0000 (22:31 +0000)]
old 7seg thingie
michael [Sun, 11 Feb 2007 22:28:24 +0000 (22:28 +0000)]
-dpram component
sithglan [Sun, 11 Feb 2007 22:24:57 +0000 (22:24 +0000)]
-= comments
michael [Sun, 11 Feb 2007 22:21:28 +0000 (22:21 +0000)]
fix address width
sithglan [Sun, 11 Feb 2007 22:20:30 +0000 (22:20 +0000)]
more infra
michael [Sun, 11 Feb 2007 22:18:51 +0000 (22:18 +0000)]
semicolon
michael [Sun, 11 Feb 2007 22:18:24 +0000 (22:18 +0000)]
component for dram
sithglan [Sun, 11 Feb 2007 22:15:39 +0000 (22:15 +0000)]
define xilinix and fpga
sithglan [Sun, 11 Feb 2007 22:14:08 +0000 (22:14 +0000)]
make it compile
sithglan [Sun, 11 Feb 2007 22:11:39 +0000 (22:11 +0000)]
+= glue code wb fifo
sithglan [Sun, 11 Feb 2007 22:11:04 +0000 (22:11 +0000)]
+= interface wb <=> fifo
michael [Sun, 11 Feb 2007 22:10:41 +0000 (22:10 +0000)]
fifo component
sithglan [Sun, 11 Feb 2007 22:05:26 +0000 (22:05 +0000)]
+= dpram
sithglan [Sun, 11 Feb 2007 22:01:03 +0000 (22:01 +0000)]
+= ignore
sithglan [Sun, 11 Feb 2007 22:00:13 +0000 (22:00 +0000)]
+= timescale
michael [Sun, 11 Feb 2007 21:59:55 +0000 (21:59 +0000)]
fix dependencies
sithglan [Sun, 11 Feb 2007 21:58:30 +0000 (21:58 +0000)]
+= fifo
sithglan [Sun, 11 Feb 2007 21:57:15 +0000 (21:57 +0000)]
dhwk
michael [Sun, 11 Feb 2007 21:11:53 +0000 (21:11 +0000)]
move common files to common subdir
let "make load" and "make flash" work for other projects, too
michael [Sun, 11 Feb 2007 20:49:30 +0000 (20:49 +0000)]
common makefile
sithglan [Sun, 11 Feb 2007 13:52:18 +0000 (13:52 +0000)]
+=
michael [Sun, 11 Feb 2007 13:39:05 +0000 (13:39 +0000)]
do not try to use $$...
michael [Sun, 11 Feb 2007 13:32:15 +0000 (13:32 +0000)]
make it possible to specify the jtag cable in the environment (so a remote
machine can be used to program devices and to reduce probing times)
Examples:
export CABLE='auto' (default)
probes for cable on local machine
export CABLE='lpt1'
uses cable on lpt1
export CABLE='auto -server marvin:2000'
probes for cable on remotehost marvin running CableServer on port 2000
export CABLE='usb21 -server marvin:2000'
uses usb cable on remotehost marvin running CableServer on port 2000
see Makefile for possible cabletypes and
doc/usenglish/help/iseguide/mergedProjects/plugin_imp/html/pim_batch_command_definitions_s.htm
With this it is even possible to avoid compiling windrvr:
http://sourceforge.net/projects/xilprg
michael [Sat, 10 Feb 2007 23:21:59 +0000 (23:21 +0000)]
some more dependencies
michael [Sat, 10 Feb 2007 23:08:13 +0000 (23:08 +0000)]
completely remove tmp uglyness
sithglan [Sat, 10 Feb 2007 22:52:11 +0000 (22:52 +0000)]
revert back to rm -rf but call it only once and don't show command running
sithglan [Sat, 10 Feb 2007 22:47:30 +0000 (22:47 +0000)]
don't rm -rf but rm -f, I go sleep.
michael [Sat, 10 Feb 2007 22:45:59 +0000 (22:45 +0000)]
some cleanups for build-system
michael [Sat, 10 Feb 2007 22:15:01 +0000 (22:15 +0000)]
pci_7seg -> raggedstone
michael [Sat, 10 Feb 2007 22:14:06 +0000 (22:14 +0000)]
fix broken grep
michael [Sat, 10 Feb 2007 22:05:37 +0000 (22:05 +0000)]
give LED's more sensible names
blink more ;-)
michael [Sat, 10 Feb 2007 19:41:07 +0000 (19:41 +0000)]
rename pci_7seg to raggedstone
source files also moved, so be sure to do a cvs update -dp _without_
modified files!
michael [Sat, 10 Feb 2007 16:54:40 +0000 (16:54 +0000)]
clean impact files
michael [Sat, 10 Feb 2007 16:54:23 +0000 (16:54 +0000)]
flash support
michael [Sat, 10 Feb 2007 16:05:37 +0000 (16:05 +0000)]
Make Heartbeat work
don't do mcs
michael [Sat, 10 Feb 2007 15:58:08 +0000 (15:58 +0000)]
+= heartbeat
michael [Sat, 10 Feb 2007 15:21:16 +0000 (15:21 +0000)]
ignore the powercore
michael [Sat, 10 Feb 2007 15:19:14 +0000 (15:19 +0000)]
powercore